



P- Channel 60-V (D-S) MOSFET

GENERAL DESCRIPTION

The ME7345-G is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION



P-Channel MOSFET

Ordering Information: ME7345-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_c=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	-60	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current*	$T_c=25^\circ\text{C}$	I_D	-11	A
	$T_c=70^\circ\text{C}$		-8.6	
Pulsed Drain Current		I_{DM}	-43	A
Maximum Power Dissipation*	$T_c=25^\circ\text{C}$	P_D	2.8	W
	$T_c=70^\circ\text{C}$		1.8	
Operating Junction Temperature		T_J	-55 to 150	$^\circ\text{C}$
Thermal Resistance-Junction to Case*		$R_{\theta JC}$	45	$^\circ\text{C}/\text{W}$

*The device mounted on 1in² FR4 board with 2 oz copper

P- Channel 60-V (D-S) MOSFET
Electrical Characteristics (T_C =25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250 μA	-60			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μA	-1		-3	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-60V, V _{GS} =0V			-1	μA
R _{Ds(ON)}	Drain-Source On-State Resistance ^a	V _{GS} =-10V, I _D = -17A		13	15	mΩ
		V _{GS} =-4.5V, I _D = -14A		15	20	
V _{SD}	Diode Forward Voltage	I _S =-17A, V _{GS} =0V		-0.8	-1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =-30V, V _{GS} =-10V, I _D =-17A		92.6		nC
Q _g	Total Gate Charge			44.6		
Q _{gs}	Gate-Source Charge	V _{DS} =-30V, V _{GS} =-4.5V, I _D =-17A		15.9		
Q _{gd}	Gate-Drain Charge			20.3		
C _{iss}	Input capacitance			4765		pF
C _{oss}	Output Capacitance	V _{DS} =-30V, V _{GS} =0V, F=1MHz		270		
C _{rss}	Reverse Transfer Capacitance			234		
t _{d(on)}	Turn-On Delay Time	V _{DS} =-30V, R _L =1.8Ω V _{GS} =-10V, R _G =6Ω I _D =-17A		127		ns
t _r	Turn-On Rise Time			103		
t _{d(off)}	Turn-Off Delay Time			175		
t _f	Turn-Off Fall Time			57.1		

Notes:a. Pulse test; pulse width ≤ 300us, duty cycle≤ 2%

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.





P- Channel 60-V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)







P- Channel 60-V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)



DFN5X6 Package Outline



Symbol	MILLIMETERS (mm)	
	MIN	MAX
A	0.90	1.25
b	0.33	0.51
C	0.155	0.30
D1	4.80	5.00
D2	3.61	3.96
E	5.8	6.20
E1	5.6	5.90
E2	3.35	4.31
e	1.27 BSC	
H	0.35	0.61
K	1.60	-
L	0.35	0.71
L1	0.05	0.20