

P-Channel Enhancement Mosfet

GENERAL DESCRIPTION

The ME7423 P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

FEATURES

- $R_{DS(ON)} \leq 13m\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} \leq 17m\Omega @ V_{GS} = -4.5V$



APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- Load Switch
- DSC

PIN CONFIGURATION

(DFN 3.3x3.3)

Top View



P-Channel MOSFET

Ordering Information: ME7423 (Pb-free)

ME7423-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_J = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	Maximum	Unit
Drain-Source Voltage		V_{DS}	-30	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current ($t_J = 150^\circ\text{C}$)	$T_A = 25^\circ\text{C}$	I_D	-17	A
	$T_A = 70^\circ\text{C}$		-13	
Pulsed Drain Current		I_{DM}	68	A
Maximum Power Dissipation	$T_A = 25^\circ\text{C}$	P_D	3.8	W
	$T_A = 70^\circ\text{C}$		2.4	
Operating Junction Temperature		T_J	-55 to 150	$^\circ\text{C}$
Thermal Resistance-Junction to Ambient		$R_{\theta JA}$	33	$^\circ\text{C/W}$

The device mounted on 1in² FR4 board with 2 oz copper

DCC
正式發行

P-Channel Enhancement Mosfet

Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250 μ A	-30			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μ A	-1		-3	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} = $\pm$ 20V			$\pm$ 100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V			1	μ A
R _{DS(ON)}	Drain-Source On-State Resistance ^a	V _{GS} =-10V, I _D =-11.7A		10	13	m Ω
		V _{GS} =-4.5V, I _D =-9A		13	17	
V _{SD}	Diode Forward Voltage	I _S =-9A, V _{GS} =0V		0.8	1.2	V
DYNAMIC						
Q _g	Total Gate Charge (-10V)	V _{DS} =-15V, V _{GS} =-10V, I _D =-11.7A		70		nC
Q _g	Total Gate Charge (-4.5V)			35		
Q _{gs}	Gate-Source Charge			13		
Q _{gd}	Gate-Drain Charge			17		
C _{iss}	Input Capacitance	V _{DS} =-15V, V _{GS} =0V, f=1MHz		3020		pF
C _{oss}	Output Capacitance			400		
C _{rss}	Reverse Transfer Capacitance			135		
t _{d(on)}	Turn-On Delay Time	V _{DS} =-15V, R _L =15 Ω R _{GEN} =6 Ω , V _{GS} =-10V		47		ns
t _r	Turn-On Rise Time			20		
t _{d(off)}	Turn-Off Delay Time			212		
t _f	Turn-Off Fall Time			61		







Notes: a. Pulse test: pulse width $\leq$ 300 μ s, duty cycle $\leq$ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki reserves the right to improve product design, functions and reliability without notice.








P-Channel Enhancement Mosfet

Typical Characteristics (T_J = 25°C Noted)




P-Channel Enhancement Mosfet

Typical Characteristics (T_J =25°C Noted)



DFN 3.3x3.3 Package Outline



SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	0.700	1.000
B	3.250	3.350
C	3.250	3.350
D	1.95REF.	
E	0.270	0.370
F	0.65BSC	
G	0.350	0.450
H	2.050	2.150
I	0.385	0.395
J	0.195	0.211
K	0.000	0.050
L	2.650	2.750

DCC
正式發行