

P-Channel 30V(D-S) MOSFET

GENERAL DESCRIPTION

The ME7423S P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.

FEATURES

- $R_{DS(ON)} \leq 13m\Omega @ V_{GS}=-10V$
- $R_{DS(ON)} \leq 17m\Omega @ V_{GS}=-4.5V$



APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- Load Switch
- DSC

PIN CONFIGURATION

(DFN(S) 3.3x3.3)

Top View



P-Channel MOSFET

Ordering Information: ME7423S-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_j=25^\circ C$ Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	-30	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_A=25^\circ C$	I_D	-13.5	A
	$T_A=70^\circ C$		-10.8	
Pulsed Drain Current		I_{DM}	-54	A
Maximum Power Dissipation	$T_A=25^\circ C$	P_D	3.8	W
	$T_A=70^\circ C$		2.4	
Operating Junction Temperature		T_J	-55 to 150	°C
Thermal Resistance-Junction to Ambient		$R_{\theta JA}$	33	°C/W

The device mounted on 1in² FR4 board with 2 oz copper



P-Channel 30V(D-S) MOSFET
Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250 μA	-30			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μA	-1		-3	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-30V, V _{GS} =0V			-1	μA
R _{DSON}	Drain-Source On-State Resistance ^a	V _{GS} =-10V, I _D =-11.7A		10	13	mΩ
		V _{GS} =-4.5V, I _D =-9A		13	17	
V _{SD}	Diode Forward Voltage	I _S =-9A, V _{GS} =0V		-0.8	-1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =-15V, V _{GS} =-10V, I _D =-11.7A		70		nC
Q _g	Total Gate Charge			35		
Q _{gs}	Gate-Source Charge			13		
Q _{gd}	Gate-Drain Charge			17		
C _{iss}	Input Capacitance	V _{DS} =-15V, V _{GS} =0V, f=1MHz		3090		pF
C _{oss}	Output Capacitance			380		
C _{rss}	Reverse Transfer Capacitance			305		
t _{d(on)}	Turn-On Delay Time	V _{DS} =-15V, R _L =15Ω R _{GEN} =6Ω, V _{GS} =-10V		44.9		ns
t _r	Turn-On Rise Time			18.8		
t _{d(off)}	Turn-Off Delay Time			210		
t _f	Turn-Off Fall Time			57.4		







Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







P-Channel 30V(D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)




P-Channel 30V(D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)



DFN(S) 3.3x3.3 Package Outline



SYMBOL	DIMENSIONAL REQMTS		
	MIN	NOM	MAX
A	0.70	0.75	0.80
b	0.25	0.30	0.35
c	0.10	0.15	0.25
D	3.25	3.35	3.45
D1	3.00	3.10	3.20
D2	1.78	1.88	1.98
D3	---	0.13	---
E	3.20	3.30	3.40
E1	3.00	3.15	3.20
E2	2.39	2.49	2.59
e	0.65BSC		
H	0.30	0.39	0.50
L	0.30	0.40	0.50
L1	---	0.13	---
θ	---	10°	12°
M	*	*	0.15
<i>* Not specified</i>			

DCC
正式發行