


P-Channel 35V Enhancement Mode MOSFET, ESD Protected

GENERAL DESCRIPTION

The ME7607 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION




FEATURES

- $R_{DS(ON)} \leq 6\text{m}\Omega @ V_{GS}=-10\text{V}$
- $R_{DS(ON)} \leq 9\text{m}\Omega @ V_{GS}=-4.5\text{V}$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- LCD Display inverter



P-Channel MOSFET

Ordering Information: ME7607(Pb-free)

ME7607-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DSS}	-35	V
Gate-Source Voltage	V_{GSS}	± 20	V
Continuous Drain Current	I_D	-17	A
		-13.6	
Pulsed Drain Current	I_{DM}	-68	
Maximum Power Dissipation*	P_D	2.8	W
		1.8	
Operating Junction Temperature	T_J	-55 to 150	°C
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	45	°C/W

* The device mounted on 1in² FR4 board with 2 oz copper



P-Channel 35V Enhancement Mode MOSFET, ESD Protected
Electrical Characteristics (TA = 25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{BR(DSS)}	Drain-source breakdown voltage	I _D =-252 μA, V _{GS} =0V	-35			V
V _{GS(th)}	Gate Threshold Voltage	V _{GS} = V _{DS} , I _D =-250 μA	-1		-3	V
I _{GS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±16V			±10	μA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-35V, V _{GS} =0V			-1	μA
R _{Ds(ON)}	Drain-Source On-State Resistance ^a	V _{GS} =-10V, I _D = -20A		4	6	mΩ
		V _{GS} =-4.5V, I _D = -20A		6	9	
V _{SD}	Diode Forward Voltage	I _{DR} =-20A, V _{GS} =0V		-0.8	-1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DD} =-24V, V _{GS} =-10V, I _D =-20A		118		nC
Q _g	Total Gate Charge	V _{DD} =-24V, V _{GS} =-4.5V, I _D =-20A		59.8		
Q _{gs}	Gate-Source Charge			23.3		
Q _{gd}	Gate-Drain Charge			32.7		
C _{iss}	Input Capacitance	V _{DS} =-15V, V _{GS} =0V, f=-1MHZ		5359		pF
C _{oss}	Output Capacitance			652		
C _{rss}	Reverse Transfer Capacitance			562		
t _{d(on)}	Turn-On Delay Time	V _{DS} =-24V, R _L =1.2Ω V _{GS} =-10V, R _G =6Ω I _D =-20A		206		ns
t _r	Turn-On Rise Time			164		
t _{d(off)}	Turn-Off Delay Time			247		
t _f	Turn-Off Fall Time			106		







Notes: a. Pulse test: pulse width \leq 300us, duty cycle \leq 2%, Guaranteed by design, not subject to production testing.

b. Matsuki reserves the right to improve product design, functions and reliability without notice.







P-Channel 35V Enhancement Mode MOSFET, ESD Protected

Typical Characteristics (T_J =25°C Noted)





P-Channel 35V Enhancement Mode MOSFET, ESD Protected



Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)



PowerDFN5x6 Package Outline



BACKSIDE VIEW



SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	0.90	1.10
b	0.33	0.51
C	0.20	0.30
D1	4.80	5.00
D2	3.61	3.96
E	5.90	6.10
E1	5.70	5.80
E2	3.38	3.78
e	1.27 BSC	
H	0.41	0.61
K	1.10	-
L	0.51	0.71
L1	0.06	0.20
α	0°	12°

