


P-Channel 35V Enhancement Mode MOSFET, ESD Protected

GENERAL DESCRIPTION

The ME7607 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION




FEATURES

- $R_{DS(ON)} \leq 6m\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} \leq 9m\Omega @ V_{GS} = -4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- LCD Display inverter



P-Channel MOSFET

Ordering Information: ME7607(Pb-free)

ME7607-G (Green product-Halogen free)

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DSS}	-35	V
Gate-Source Voltage	V_{GSS}	± 20	V
Continuous Drain Current	I_D	$T_A = 25^\circ C$	-17
		$T_A = 70^\circ C$	-13.6
Pulsed Drain Current	I_{DM}	-68	A
Maximum Power Dissipation*	P_D	$T_A = 25^\circ C$	2.8
		$T_A = 70^\circ C$	1.8
Operating Junction Temperature	T_J	-55 to 150	$^\circ C$
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	45	$^\circ C/W$

* The device mounted on 1in² FR4 board with 2 oz copper



P-Channel 35V Enhancement Mode MOSFET, ESD Protected
Electrical Characteristics ($T_A=25^\circ\text{C}$ Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
$V_{BR(DSS)}$	Drain-source breakdown voltage	$I_D=-252\ \mu\text{A}$, $V_{GS}=0\text{V}$	-35			V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_D=-250\ \mu\text{A}$	-1		-3	V
I_{GSS}	Gate Leakage Current	$V_{DS}=0\text{V}$, $V_{GS}=\pm 16\text{V}$			± 10	μA
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=-35\text{V}$, $V_{GS}=0\text{V}$			-1	μA
$R_{DS(ON)}$	Drain-Source On-State Resistance ^a	$V_{GS}=-10\text{V}$, $I_D=-20\text{A}$		4	6	m Ω
		$V_{GS}=-4.5\text{V}$, $I_D=-20\text{A}$		6	9	
V_{SD}	Diode Forward Voltage	$I_{DR}=-20\text{A}$, $V_{GS}=0\text{V}$		-0.8	-1.2	V
DYNAMIC						
Q_g	Total Gate Charge	$V_{DD}=-24\text{V}$, $V_{GS}=-10\text{V}$, $I_D=-20\text{A}$		118		nC
Q_g	Total Gate Charge			59.8		
Q_{gs}	Gate-Source Charge	$V_{DD}=-24\text{V}$, $V_{GS}=-4.5\text{V}$, $I_D=-20\text{A}$		23.3		
Q_{gd}	Gate-Drain Charge			32.7		
C_{iss}	Input Capacitance			5359		pF
C_{oss}	Output Capacitance	$V_{DS}=-15\text{V}$, $V_{GS}=0\text{V}$, $f=-1\text{MHz}$		652		
C_{rss}	Reverse Transfer Capacitance			562		
$t_{d(on)}$	Turn-On Delay Time	$V_{DS}=-24\text{V}$, $R_L=1.2\ \Omega$		206		ns
t_r	Turn-On Rise Time	$V_{GS}=-10\text{V}$, $R_G=6\ \Omega$		164		
$t_{d(off)}$	Turn-Off Delay Time	$I_D=-20\text{A}$		247		
t_f	Turn-Off Fall Time			106		







 Notes: a. Pulse test: pulse width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$, Guaranteed by design, not subject to production testing.

b. Matsuki reserves the right to improve product design, functions and reliability without notice.







P-Channel 35V Enhancement Mode MOSFET, ESD Protected

Typical Characteristics (T_J = 25°C Noted)




P-Channel 35V Enhancement Mode MOSFET, ESD Protected



Typical Characteristics (T_J =25°C Noted)



PowerDFN5x6 Package Outline



BACKSIDE VIEW



SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	0.90	1.10
b	0.33	0.51
C	0.20	0.30
D1	4.80	5.00
D2	3.61	3.96
E	5.90	6.10
E1	5.70	5.80
E2	3.38	3.78
e	1.27 BSC	
H	0.41	0.61
K	1.10	-
L	0.51	0.71
L1	0.06	0.20
α	0°	12°

