

P-Channel 30-V (D-S) MOSFET, ESD Protected

GENERAL DESCRIPTION

The ME7609D P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.



FEATURES

- $R_{DS(ON)} \leq 19.5\text{m}\Omega @ V_{GS}=-10\text{V}$
- $R_{DS(ON)} \leq 40\text{m}\Omega @ V_{GS}=-4.5\text{V}$

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- Load Switch
- DSC

PIN CONFIGURATION


Ordering Information: ME7609D (Pb-free)

ME7609D-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_j=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	Maximum	Unit
Drain-Source Voltage		V_{DSS}	-30	V
Gate-Source Voltage		V_{GSS}	± 25	V
Continuous Drain Current	$T_A=25^\circ\text{C}$	I_D	-9.4	A
	$T_A=70^\circ\text{C}$		-7.6	
Pulsed Drain Current		I_{DM}	-38	A
Maximum Power Dissipation	$T_A=25^\circ\text{C}$	P_D	2.8	W
	$T_A=70^\circ\text{C}$		1.8	
Operating Junction Temperature		T_J	-55 to 150	°C
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	45	°C/W
Thermal Resistance-Junction to Case*		$R_{\theta JC}$	3.3	°C/W

 *The device mounted on 1in² FR4 board with 2 oz copper


P-Channel 30-V (D-S) MOSFET, ESD Protected
Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250 μA	-30			V
V _{G(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μA	-1		-3	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±15	μA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-30V, V _{GS} =0V			-1	μA
R _{D(on)}	Drain-Source On-State Resistance ^a	V _{GS} =-10V, I _D = -8.5A		15.5	19.5	mΩ
		V _{GS} =-4.5V, I _D = -6.3A		30	40	
V _{SD}	Diode Forward Voltage	I _S =-8.5A, V _{GS} =0V		0.8	1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =-15V, V _{GS} =-10V, I _D =-8.5A		29		nC
Q _g	Total Gate Charge			15		
Q _{gs}	Gate-Source Charge	V _{DS} =-15V, V _{GS} =-4.5V, I _D =-8.5A		6		
Q _{gd}	Gate-Drain Charge			7.5		
C _{iss}	Input Capacitance			1130		pF
C _{oss}	Output Capacitance	V _{DS} =-15V, V _{GS} =0V, f=1MHz		214		
C _{rss}	Reverse Transfer Capacitance			71		
t _{d(on)}	Turn-On Delay Time			40		ns
t _r	Turn-On Rise Time	V _{DS} =-15V, R _L =15Ω		16		
t _{d(off)}	Turn-Off Delay Time	R _{GEN} =6Ω, V _{GS} =-10V		76		
t _f	Turn-Off Fall Time			18		







Note: a.Pulse test: pulse width ≤300us, duty cycle ≤2%

b. Matsuki reserves the right to improve product design, functions and reliability without notice.







P-Channel 30-V (D-S) MOSFET, ESD Protected

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)





P-Channel 30-V (D-S) MOSFET, ESD Protected



Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)



PowerDFN5x6 Package Outline



BACKSIDE VIEW



SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	0.90	1.10
b	0.33	0.51
C	0.20	0.30
D1	4.80	5.00
D2	3.61	3.96
E	5.90	6.10
E1	5.70	5.80
E2	3.38	3.78
e	1.27 BSC	
H	0.41	0.61
K	1.10	-
L	0.51	0.71
L1	0.06	0.20
α	0°	12°

