



## N-Channel 40V(D-S) Enhancement MOSFET

### GENERAL DESCRIPTION

The ME7642-G is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as notebook computer power management and other battery powered circuits where Low-side switching , and low in-line power loss are needed in a very small outline surface mount package.

### PIN CONFIGURATION

PowerDFN 5x6



N-Channel MOSFET

**Ordering Information:** ME7642/ ME7642-G (Green product-Halogen free)

### Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	$V_{DS}$	40	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current*	$ID$	20.8	A
		16.6	
Pulsed Drain Current	$I_{DM}$	83	A
Maximum Power Dissipation*	$P_D$	2.8	W
		1.8	
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	°C
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	45	°C/W

\*The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper



**N-Channel 40V(D-S) Enhancement MOSFET**
**Electrical Characteristics (T<sub>J</sub>=25°C Unless Otherwise Specified)**







Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
V(BR)DSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA	40			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	1		3	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =40V, V <sub>GS</sub> =0V			1	μA
R <sub>D(S(ON))</sub>	Drain-Source On-State Resistance <sup>a</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> =25A		3.3	4	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =19A		4.1	5.5	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =25A, V <sub>GS</sub> =0V		0.8	1.2	V
<b>DYNAMIC</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =15V, V <sub>GS</sub> =4.5V, I <sub>D</sub> =20A		40.5		nC
Q <sub>gs</sub>	Gate-Source Charge			17.4		
Q <sub>gd</sub>	Gate-Drain Charge			17.9		
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, F=1MHz		4622		pF
C <sub>oss</sub>	Output Capacitance			328		
C <sub>rss</sub>	Reverse Transfer Capacitance			283		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =15V, R <sub>L</sub> =15Ω I <sub>D</sub> =1A, V <sub>GEN</sub> =10V R <sub>G</sub> =6Ω		28.9		ns
t <sub>r</sub>	Turn-On Rise Time			19.3		
t <sub>d(off)</sub>	Turn-Off Delay Time			111		
t <sub>f</sub>	Turn-Off Fall Time			18.9		

Note: a.Pulse test: pulse width≤300us, duty cycle≤2%





b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.



**N-Channel 40V(D-S) Enhancement MOSFET**  
Typical Characteristics (T<sub>J</sub> = 25°C Noted)




**N-Channel 40V(D-S) Enhancement MOSFET  
Typical Characteristics (T<sub>J</sub> =25°C Noted)**



N-Channel 40V(D-S) Enhancement MOSFET

**PowerDFN 5x6 Package Outline**



BACKSIDE VIEW

DIM.	MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.90	1.00	1.10
b	0.33	0.41	0.51
C	0.20	0.25	0.30
D1	4.80	4.90	5.00
D2	3.61	3.81	3.96
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.38	3.58	3.78
e	1.27 BSC		
H	0.41	0.51	0.61
K	1.10	-	-
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
$\alpha$	0°	-	12°

