



N-Channel 60V(D-S) Enhancement MOSFET

GENERAL DESCRIPTION

The ME7646-G is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as notebook computer power management and other battery powered circuits where Low-side switching , and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION



FEATURES

- $R_{DS(ON)} \leq 8m\Omega @ V_{GS}=10V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- UPS
- Power Tools
- LED Lighting

Ordering Information: ME7646/ME7646-G (Green product-Halogen free)

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V _{DS}	60	V
Gate-Source Voltage	V _{GS}	±25	V
Continuous Drain Current*	I _D	T _A =25°C	14.73
		T _A =70°C	11.79
Pulsed Drain Current	I _{DM}	59	A
Maximum Power Dissipation*	P _D	T _A =25°C	2.78
		T _A =70°C	1.78
Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C
Thermal Resistance-Junction to Ambient*	R _{θJA}	45	°C/W

*The device mounted on 1in² FR4 board with 2 oz copper



N-Channel 60V(D-S) Enhancement MOSFET

Electrical Characteristics (T_J = 25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	60			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	2		4	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±25V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =60V, V _{GS} =0V			1	μA
R _{DS(ON)}	Drain-Source On-State Resistance ^a	V _{GS} =10V, I _D =30A		6.5	8	mΩ
V _{SD}	Diode Forward Voltage	I _S =15A, V _{GS} =0V		0.8	1.3	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =30V, V _{GS} =10V, I _D =30A		111		nC
Q _{gs}	Gate-Source Charge			37.7		
Q _{gd}	Gate-Drain Charge			34.8		
C _{iss}	Input Capacitance	V _{DS} =30V, V _{GS} =0V, F=1MHz		6043		pF
C _{oss}	Output Capacitance			303		
C _{rss}	Reverse Transfer Capacitance			255		
t _{d(on)}	Turn-On Delay Time	V _{DD} =30V, R _L =30Ω I _D =1A, V _{GEN} =10V R _G =6Ω		49		ns
t _r	Turn-On Rise Time			23.2		
t _{d(off)}	Turn-Off Delay Time			112		
t _f	Turn-Off Fall Time			29.9		


Note: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.




N-Channel 60V(D-S) Enhancement MOSFET
Typical Characteristics (T_J = 25°C Noted)


On Resistance vs. Junction Temperature




On Resistance vs. Drain Current




Capacitance




On Resistance vs. Gate-to-Source Voltage



Threshold Voltage




On-Region Characteristics




N-Channel 60V(D-S) Enhancement MOSFET
Typical Characteristics (T_J = 25°C Noted)


Gate Charge




Body-diode characteristics






Maximum Forward Biased Safe Operating Area



Normalized Thermal Transient Impedance, Junction-to-Ambient



PowerDFN 5x6 Package Outline



Symbol	MILLIMETERS (mm)	
	MIN	MAX
A	0.90	1.25
b	0.33	0.51
C	0.155	0.30
D1	4.80	5.00
D2	3.61	3.96
E	5.8	6.20
E1	5.6	5.90
E2	3.35	4.31
e	1.27 BSC	
H	0.35	0.61
K	1.60	-
L	0.35	0.71
L1	0.05	0.20

