



N-Channel 100-V (D-S) MOSFET
GENERAL DESCRIPTION

The ME7818S-G is the N-Channel logic enhancement mode power field effect transistors, using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on state resistance. These devices are particularly suited for low voltage application such as cellular phone, notebook computer power management and other battery powered circuits, and low in-line power loss that are needed in a very small outline surface mount package.

PIN CONFIGURATION

(DFN(S) 3X3)

Top View



N-Channel MOSFET

FEATURES

- $R_{DS(ON)} \leq 108\text{m}\Omega$ @ $V_{GS}=10\text{V}$
- $R_{DS(ON)} \leq 137\text{m}\Omega$ @ $V_{GS}=4.5\text{V}$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter

Ordering Information: ME7818S-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_c=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	2.5	A
		1.9	
Pulsed Drain Current	I_{DM}	10	A
Maximum Power Dissipation	P_D	1	W
		0.6	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C
Thermal Resistance-Junction to Case *	R_{eJC}	120	°C/W

* The device mounted on 1in² FR4 board with 2 oz copper



N-Channel 100-V (D-S) MOSFET
Electrical Characteristics (T_C = 25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	100			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	1		3	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =1000V, V _{GS} =0V			1	μA
R _{DSON}	Drain-Source On-Resistance ^a	V _{GS} =10V, I _D = 5A		90	108	mΩ
		V _{GS} =4.5V, I _D = 3A		105	137	
V _{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.9	1.2	V
DYNAMIC						
Q _G	Total Gate Charge	V _{DS} =50V, V _{GS} =10V, I _D =5A		22.3		nC
Q _G	Total Gate Charge			11.9		
Q _{GS}	Gate-Source Charge	V _{DS} =50V, V _{GS} =4.5V, I _D =5A		4.8		
Q _{GD}	Gate-Drain Charge			6.4		
C _{ISS}	Input Capacitance			895		pF
C _{OSS}	Output Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHz		56		
C _{RSS}	Reverse Transfer Capacitance			43		
t _{d(on)}	Turn-On Delay Time	V _{DS} =50V, R _L = 10Ω, V _{GS} =10V, R _G =1Ω I _D =5A		13.3		ns
t _r	Turn-On Rise Time			25.4		
t _{d(off)}	Turn-Off Delay Time			27.5		
t _f	Turn-Off Fall Time			16.2		







Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







N-Channel 100-V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)




N-Channel 100-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)



DFN(S)3X3 Package Outline



SYMBOL	DIMENSIONAL REQMTS		
	MIN	NOM	MAX
A	0.70	0.75	0.80
b	0.25	0.30	0.35
c	0.10	0.15	0.25
D	3.25	3.35	3.45
D1	3.00	3.10	3.20
D2	1.78	1.88	1.98
D3	—	0.13	—
E	3.20	3.30	3.40
E1	3.00	3.15	3.20
E2	2.39	2.49	2.59
e	0.65BSC		
H	0.30	0.39	0.50
L	0.30	0.40	0.50
L1	---	0.13	—
θ	---	10°	12°
M	*	*	0.15
<i>* Not specified</i>			

DCC
正式發行