

P-Channel Enhancement Mode Mosfet

GENERAL DESCRIPTION

The ME7835 P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.

FEATURES

- RDS(ON) $\leq 18\text{m}\Omega$ @VGS=-10V
- RDS(ON) $\leq 36\text{m}\Omega$ @VGS=-4.5V



APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- Load Switch
- DSC

PIN CONFIGURATION

(DFN 3.3x3.3)

Top View



Ordering Information: ME7835 (Pb-free)

ME7835-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_j=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	Maximum	Unit
Drain-Source Voltage		V_{DSS}	-30	V
Gate-Source Voltage		V_{GSS}	± 25	V
Continuous Drain Current	$T_A=25^\circ\text{C}$	I_D	-11.5	A
	$T_A=70^\circ\text{C}$		-9.2	
Pulsed Drain Current		I_{DM}	-46	A
Maximum Power Dissipation	$T_A=25^\circ\text{C}$	P_D	3.8	W
	$T_A=70^\circ\text{C}$		2.4	
Operating Junction Temperature		T_J	-55 to 150	°C
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	33	°C/W

*The device mounted on 1in² FR4 board with 2 oz copper

DCC
正式發行

P-Channel Enhancement Mode Mosfet
Electrical Characteristics (TA = 25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250 μA	-30			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μA	-1		-3	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±25V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-30V, V _{GS} =0V			-1	μA
R _{DSON}	Drain-Source On-State Resistance ^a	V _{GS} =-10V, I _D = -8.5A		15	18	mΩ
		V _{GS} =-4.5V, I _D = -6.3A		27	36	
V _{SD}	Diode Forward Voltage	I _S =-8.5A, V _{GS} =0V		0.85	1.2	V
DYNAMIC						
Q _g	Total Gate Charge (-10V)	V _{DS} =-15V, V _{GS} =-10V, I _D =-8.5A		28		nC
Q _g	Total Gate Charge (-4.5)			14		
Q _{gs}	Gate-Source Charge			6		
Q _{gd}	Gate-Drain Charge			6.5		
C _{iss}	Input Capacitance	V _{DS} =-15V, V _{GS} =0V, f=1MHz		1180		pF
C _{oss}	Output Capacitance			223		
C _{rss}	Reverse Transfer Capacitance			73		
t _{d(on)}	Turn-On Delay Time	V _{DS} =-15V, R _L =15Ω R _{GEN} =6Ω, V _{GS} =-10V		39		ns
t _r	Turn-On Rise Time			16		
t _{d(off)}	Turn-Off Delay Time			78		
t _f	Turn-Off Fall Time			19		







Note: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%

b. Matsuki reserves the right to improve product design, functions and reliability without notice.








P-Channel Enhancement Mode Mosfet

Typical Characteristics (T_J = 25°C Noted)




P-Channel Enhancement Mode Mosfet

Typical Characteristics (T_J = 25°C Noted)



DFN 3.3x3.3 Package Outline



A		DFN	TDFN
	MAX.	1.000	0.800
	NOM.	0.850	0.750
	MIN.	0.800	0.700

Unit : mm

