

P-Channel 30V (D-S) MOSFET

GENERAL DESCRIPTION

The ME7835S P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.

FEATURES

- $R_{DS(ON)} \leq 18m\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} \leq 36m\Omega @ V_{GS} = -4.5V$



APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- Load Switch
- DSC

PIN CONFIGURATION

(DFN(S) 3.3x3.3)

Top View



Ordering Information: ME7835S-G (Green product-Halogen free)

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V _{DS}	-30	V
Gate-Source Voltage	V _{GS}	±25	V
Continuous Drain Current	I _D	TA=25°C	-11.5
		TA=70°C	-9.2
Pulsed Drain Current	I _{DM}	-46	A
Maximum Power Dissipation	P _D	TA=25°C	3.8
		TA=70°C	2.4
Operating Junction Temperature	T _J	-55 to 150	°C
Thermal Resistance-Junction to Ambient*	R _{θJA}	33	°C/W

*The device mounted on 1in² FR4 board with 2 oz copper



P-Channel 30V (D-S) MOSFET
Electrical Characteristics ($T_A=25^{\circ}\text{C}$ Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=-250\mu A$	-30			V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=-250\mu A$	-1		-3	V
I_{GSS}	Gate Leakage Current	$V_{DS}=0V, V_{GS}=\pm 25V$			± 100	nA
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=-30V, V_{GS}=0V$			-1	μA
$R_{DS(ON)}$	Drain-Source On-State Resistance ^a	$V_{GS}=-10V, I_D=-8.5A$		15	18	m Ω
		$V_{GS}=-4.5V, I_D=-6.3A$		27	36	
V_{SD}	Diode Forward Voltage	$I_S=-8.5A, V_{GS}=0V$		-0.85	-1.2	V
DYNAMIC						
Q_g	Total Gate Charge	$V_{DS}=-15V, V_{GS}=-10V, I_D=-8.5A$		29.7		nC
Q_g	Total Gate Charge	$V_{DS}=-15V, V_{GS}=-4.5V, I_D=-8.5A$		15		
Q_{gs}	Gate-Source Charge			7.8		
Q_{gd}	Gate-Drain Charge			8.6		
C_{iss}	Input Capacitance	$V_{DS}=-15V, V_{GS}=0V, f=1MHz$		1290		pF
C_{oss}	Output Capacitance			217		
C_{rss}	Reverse Transfer Capacitance			152		
$t_{d(on)}$	Turn-On Delay Time	$V_{DS}=-15V, R_L=15\Omega$ $R_{GEN}=6\Omega, V_{GS}=-10V$		42		ns
t_r	Turn-On Rise Time			18		
$t_{d(off)}$	Turn-Off Delay Time			81		
t_f	Turn-Off Fall Time			18		







 Note: a. Pulse test: pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







P-Channel 30V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)




P-Channel 30V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)



DFN(S) 3.3x3.3 Package Outline



SYMBOL	DIMENSIONAL REQMTS		
	MIN	NOM	MAX
A	0.70	0.75	0.80
b	0.25	0.30	0.35
c	0.10	0.15	0.25
D	3.25	3.35	3.45
D1	3.00	3.10	3.20
D2	1.78	1.88	1.98
D3	---	0.13	---
E	3.20	3.30	3.40
E1	3.00	3.15	3.20
E2	2.39	2.49	2.59
e	0.65BSC		
H	0.30	0.39	0.50
L	0.30	0.40	0.50
L1	---	0.13	---
θ	---	10°	12°
M	*	*	0.15

* Not specified

