

P-Channel 30-V (D-S) MOSFET, ESD Protected

GENERAL DESCRIPTION

The ME7837S P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.

FEATURES

- $R_{DS(ON)} \leq 19.5\text{m}\Omega @ V_{GS}=-10\text{V}$
- $R_{DS(ON)} \leq 40\text{m}\Omega @ V_{GS}=-4.5\text{V}$



APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- Load Switch
- DSC

PIN CONFIGURATION

(DFN(S) 3.3x3.3)

Top View



Ordering Information: ME7837S-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_j=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	-30	V
Gate-Source Voltage		V_{GS}	± 25	V
Continuous Drain Current	$T_A=25^\circ\text{C}$	I_D	-10	A
	$T_A=70^\circ\text{C}$		-8	
Pulsed Drain Current		I_{DM}	-40	A
Maximum Power Dissipation	$T_A=25^\circ\text{C}$	P_D	3.1	W
	$T_A=70^\circ\text{C}$		2	
Operating Junction Temperature		T_J	-55 to 150	°C
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	40	°C/W

*The device mounted on 1in² FR4 board with 2 oz copper



P-Channel 30-V (D-S) MOSFET, ESD Protected
Electrical Characteristics (TA = 25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250 μA	-30			V
V _{G(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μA	-1		-3	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±15	μA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-30V, V _{GS} =0V			-1	μA
R _{D(on)}	Drain-Source On-State Resistance ^a	V _{GS} =-10V, I _D = -8.5A		16	19.5	mΩ
		V _{GS} =-4.5V, I _D = -6.3A		31	40	
V _{SD}	Diode Forward Voltage	I _S =-8.5A, V _{GS} =0V		-1	-1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =-15V, V _{GS} =-10V, I _D =-8.5A		29		nC
Q _g	Total Gate Charge			15		
Q _{gs}	Gate-Source Charge			7.5		
Q _{gd}	Gate-Drain Charge			8.9		
C _{iss}	Input Capacitance	V _{DS} =-15V, V _{GS} =0V, f=1MHz		1240		pF
C _{oss}	Output Capacitance			205		
C _{rss}	Reverse Transfer Capacitance			165		
t _{d(on)}	Turn-On Delay Time	V _{DS} =-15V, R _L =15Ω R _{GEN} =6Ω, V _{GS} =-10V		40		ns
t _r	Turn-On Rise Time			17		
t _{d(off)}	Turn-Off Delay Time			76		
t _f	Turn-Off Fall Time			18		







Note: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







P-Channel 30-V (D-S) MOSFET, ESD Protected

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)




P-Channel 30-V (D-S) MOSFET, ESD Protected

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)



DFN(S) 3.3x3.3 Package Outline



SYMBOL	DIMENSIONAL REQMTS		
	MIN	NOM	MAX
<i>A</i>	0.70	0.75	0.80
<i>b</i>	0.25	0.30	0.35
<i>c</i>	0.10	0.15	0.25
<i>D</i>	3.25	3.35	3.45
<i>D1</i>	3.00	3.10	3.20
<i>D2</i>	1.78	1.88	1.98
<i>D3</i>	---	0.13	---
<i>E</i>	3.20	3.30	3.40
<i>E1</i>	3.00	3.15	3.20
<i>E2</i>	2.39	2.49	2.59
<i>e</i>	0.65BSC		
<i>H</i>	0.30	0.39	0.50
<i>L</i>	0.30	0.40	0.50
<i>L1</i>	---	0.13	---
<i>θ</i>	---	10°	12°
<i>M</i>	*	*	0.15
<i>* Not specified</i>			

DCC
正式發行