

N-Channel 30V (D-S) MOSFET, ESD Protected


GENERAL DESCRIPTION

The ME7890ED-G is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where Low-side switching , and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(DFN(S) 3.3x3.3)

Top View



Ordering Information: ME7890ED (Pb-free)


ME7890ED-G (Green product-Halogen free)

FEATURES

- $R_{DS(ON)} \leq 4.6m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 7.8m\Omega @ V_{GS}=4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch



N-Channel MOSFET

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	30	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current*	$T_A=25^\circ\text{C}$	I_D	22.7	A
	$T_A=70^\circ\text{C}$		18.2	
Pulsed Drain Current		I_{DM}	90	A
Maximum Power Dissipation*	$T_A=25^\circ\text{C}$	P_D	3.8	W
	$T_A=70^\circ\text{C}$		2.4	
Junction and Storage Temperature Range		T_J, T_{stg}	-55 to 150	$^\circ\text{C}$
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	33	$^\circ\text{C/W}$

*The device mounted on 1in^2 FR4 board with 2 oz copper

DCC
正式發行

N-Channel 30V (D-S) MOSFET, ESD Protected

Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V(BR)DSS	Drain-Source Breakdown Voltage	VGS=0V, ID=250 μ A	30			V
VGS(th)	Gate Threshold Voltage	VDS=VGS, ID=250 μ A	1.0		3.0	V
IGSS	Gate Leakage Current	VDS=0V, VGS=±16V			±10	μ A
IDSS	Zero Gate Voltage Drain Current	VDS=30V, VGS=0V			1	μ A
RDS(ON)	Drain-Source On-State Resistance ^a	VGS=10V, ID=20A		3.8	4.6	m Ω
		VGS=4.5V, ID=16A		6	7.8	
VSD	Diode Forward Voltage	IS=1.0A, VGS=0V		0.7	1.2	V
DYNAMIC						
Qg	Total Gate Charge	VDS=15V, VGS=10V, ID=20A		57.6		nC
Qg	Total Gate Charge	VDS=15V, VGS=4.5V, ID=20A		28.6		
Qgs	Gate-Source Charge			11.2		
Qgd	Gate-Drain Charge			14.4		
Ciss	Input Capacitance	VDS=15V, VGS=0V, F=1MHz		2712		pF
Coss	Output Capacitance			339		
Crss	Reverse Transfer Capacitance			286		
td(on)	Turn-On Delay Time	VDS=15V, RL=0.75 Ω VGS=10V, RG=3 Ω ID=20A		22.5		ns
tr	Turn-On Rise Time			260		
td(off)	Turn-Off Delay Time			54.3		
tf	Turn-Off Fall Time			12		







Note: a. Pulse test: pulse width $\leq$ 300 μ s, duty cycle $\leq$ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.

DCC
正式發行





N-Channel 30V (D-S) MOSFET, ESD Protected

Typical Characteristics (T_J = 25°C Noted)




N-Channel 30V (D-S) MOSFET, ESD Protected

Typical Characteristics (T_J = 25°C Noted)



DFN(S) 3.3x3.3 Package Outline



SYMBOL	DIMENSIONAL REQMTS		
	MIN	NOM	MAX
A	0.70	0.75	0.80
b	0.25	0.30	0.35
c	0.10	0.15	0.25
D	3.25	3.35	3.45
D1	3.00	3.10	3.20
D2	1.78	1.88	1.98
D3	---	0.13	---
E	3.20	3.30	3.40
E1	3.00	3.15	3.20
E2	2.39	2.49	2.59
e	0.65BSC		
H	0.30	0.39	0.50
L	0.30	0.40	0.50
L1	---	0.13	---
θ	---	10°	12°
M	*	*	0.15
* Not specified			