


**N-Channel 20-V(D-S) MOSFET , ESD Protection**
**GENERAL DESCRIPTION**

The ME7900EN is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology . This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.

**PIN CONFIGURATION**

(DFN 3x3 NEP)


Top View


**FEATURES**

- $R_{DS(ON)} \leq 22m\Omega @ V_{GS}=4.5V$
- $R_{DS(ON)} \leq 23m\Omega @ V_{GS}=4V$
- $R_{DS(ON)} \leq 25m\Omega @ V_{GS}=3.1V$
- $R_{DS(ON)} \leq 30m\Omega @ V_{GS}=2.5V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

**APPLICATIONS**

- Power Management in Note book
- Battery Powered System
- DC/DC Converter low side switching
- Load Switch



**Ordering Information:** ME7900EN (Pb-free)

ME7900EN-G (Green product- Halogen free)

**Absolute Maximum Ratings ( $T_A=25^\circ C$  Unless Otherwise Noted)**

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		$V_{DS}$	20	V
Gate-Source Voltage		$V_{GS}$	$\pm 12$	V
Continuous Drain Current*	$T_A=25^\circ C$	$I_D$	8.3	A
	$T_A=70^\circ C$		6.6	
Pulsed Drain Current		$I_{DM}$	33	A
Maximum Power Dissipation*	$T_A=25^\circ C$	$P_D$	2.4	W
	$T_A=70^\circ C$		1.5	
Operating Junction Temperature		$T_J$	-55 to 150	°C
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	52	°C/W

\* The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper



**N-Channel 20-V(D-S) MOSFET , ESD Protection**
**Electrical Characteristics (TA=25°C Unless Otherwise Specified)**

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
BVDSS	Drain-Source Breakdown Voltage	VGS=0V, ID=250 μA	20			V
VGS(th)	Gate Threshold Voltage	VDS=VGS, ID=250 μA	0.5		1.2	V
IGSS	Gate Leakage Current	VDS=0V, VGS=±8V			±10	μA
IDSS	Zero Gate Voltage Drain Current	VDS=20V, VGS=0V			1	μA
RDS(ON)	Drain-Source On-State Resistance <sup>a</sup>	VGS=4.5V, ID= 4A		17	22	mΩ
		VGS=4V, ID= 4A		18	23	
		VGS=3.1V, ID=4A		19	25	
		VGS=2.5V, ID=2A		22	30	
VSD	Diode Forward Voltage	IS=6.5A, VGS=0V		0.8	1.2	V
<b>DYNAMIC</b>						
Qg	Total Gate Charge	VDS=10V, VGS=4.5V, ID=6.5A		11		nC
Qgs	Gate-Source Charge			1.9		
Qgd	Gate-Drain Charge			3		
Ciss	Input capacitance	VDS=15V, VGS=0V, f=1.0MHz		330		pF
Coss	Output Capacitance			100		
Crss	Reverse Transfer Capacitance			31		
td(on)	Turn-On Delay Time	VDS=10V, VGS=4.5V RG=6Ω, RL=10Ω ID=1.0A		300		ns
tr	Turn-On Rise Time			472		
td(off)	Turn-Off Delay Time			4570		
tf	Turn-Off Fall Time			1510		







Notes: a. Pulse test: pulse width  $\leq$  300us, duty cycle  $\leq$  2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







N-Channel 20-V(D-S) MOSFET , ESD Protection

**Typical Characteristics (T<sub>J</sub> =25°C Noted)**



N-Channel 20-V(D-S) MOSFET , ESD Protection

Typical Characteristics (T<sub>J</sub> =25°C Noted)



**DFN 3x3 NEP Package Outline**

