


**N-Channel 20V(D-S) MOSFET**
**GENERAL DESCRIPTION**

The ME7906ED is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology . This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.

**PIN CONFIGURATION**

(TDFN 2x2)


Top View


**FEATURES**

- $R_{DS(ON)} \leq 22m\Omega @ V_{GS}=4.5V$
- $R_{DS(ON)} \leq 23m\Omega @ V_{GS}=4V$
- $R_{DS(ON)} \leq 30m\Omega @ V_{GS}=2.5V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability
- Green product-Halogen free


**APPLICATIONS**

- Power Management in Note book
- Battery Powered System
- DC/DC Converter low side switching
- Load Switch


**Absolute Maximum Ratings ( $T_A=25^\circ C$  Unless Otherwise Noted)**

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	$V_{DS}$	20	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	V
Continuous Drain Current*	$I_D$	8	A
		6.4	
Pulsed Drain Current	$I_{DM}$	32	A
Maximum Power Dissipation*	$P_D$	2.4	W
		1.5	
Operating Junction Temperature	$T_J$	-55 to 150	°C
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	52	°C/W

 \* The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper


**N-Channel 20V(D-S) MOSFET**
**Electrical Characteristics (TA = 25°C Unless Otherwise Specified)**

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
BVDSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA	20			V
V <sub>G(S(th))</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	0.5		1.2	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±8V			±10	μA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =20V, V <sub>GS</sub> =0V			1	μA
R <sub>D(S(ON))</sub>	Drain-Source On-State Resistance <sup>a</sup>	V <sub>GS</sub> =4.5V, I <sub>D</sub> = 3A		15	22	mΩ
		V <sub>GS</sub> =4.0V, I <sub>D</sub> = 3A		15.5	23	
		V <sub>GS</sub> =2.5V, I <sub>D</sub> =1.5A		20	30	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =6.0A, V <sub>GS</sub> =0V		0.8	1.2	V
<b>DYNAMIC</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =10V, V <sub>GS</sub> =4.5V, I <sub>D</sub> =6A		10		nC
Q <sub>gs</sub>	Gate-Source Charge			1.7		
Q <sub>gd</sub>	Gate-Drain Charge			2.8		
C <sub>iss</sub>	Input capacitance	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1.0MHz		325		pF
C <sub>oss</sub>	Output Capacitance			95		
C <sub>rss</sub>	Reverse Transfer Capacitance			30		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =10V, R <sub>L</sub> =10Ω, V <sub>GEN</sub> =4.5V, R <sub>G</sub> =6Ω		295		ns
t <sub>r</sub>	Turn-On Rise Time			470		
t <sub>d(off)</sub>	Turn-Off Delay Time			4560		
t <sub>f</sub>	Turn-Off Fall Time			1500		







Notes: a. Pulse test: pulse width  $\leq$  300us, duty cycle  $\leq$  2%, Guaranteed by design, not subject to production testing.

b. Matsuki reserves the right to improve product design, functions and reliability without notice.







**N-Channel 20V(D-S) MOSFET**

**Typical Characteristics (T<sub>J</sub> =25°C Noted)**




**N-Channel 20V(D-S) MOSFET**


**Typical Characteristics (T<sub>J</sub> =25°C Noted)**




### TDFN 2x2 Package Outline



TOP VIEW



BOTTOM VIEW



SIDE VIEW

SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	0.700	0.800
B	1.950	2.050
C	1.950	2.050
D	1.150	1.250
E	0.550	0.650
F	0.50 BSC	
G	0.180	0.280
H	0.300	0.400
I	0.195	0.211
J	0.000	0.025

