

Dual N-Channel 20-V(D-S) MOSFET , ESD Protection



GENERAL DESCRIPTION

The ME7910D is the Dual N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(DFN 3x3)

Top View



Ordering Information: ME7910D (Pb-free)

ME7910D-G (Green product- Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 12	V
Continuous Drain Current*	I_D	10.3	A
		8.2	
Pulsed Drain Current	I_{DM}	41	A
Maximum Power Dissipation*	P_D	2.4	W
		1.5	
Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150	°C
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	52	°C/W

* The device mounted on 1in² FR4 board with 2 oz copper

正式發行

Dual N-Channel 20-V(D-S) MOSFET , ESD Protection
Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =1mA	20			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =1mA	0.5		1.3	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±10V			±10	μA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =20V, V _{GS} =0V			1	μA
R _{DS(ON)}	Drain-Source On-State Resistance ^a	V _{GS} =4.5V, I _D = 5A		10.5	14	mΩ
		V _{GS} =4V, I _D = 5A		11	15	
		V _{GS} =3.1V, I _D =5A		12.5	17.5	
		V _{GS} =2.5V, I _D =2A		15	21	
V _{SD}	Diode Forward Voltage	I _S =10A, V _{GS} =0V		0.77	1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =10V, V _{GS} =10V, I _D =10A		30.9		nC
Q _{gs}	Gate-Source Charge			3.7		
Q _{gd}	Gate-Drain Charge			4.9		
C _{iss}	Input capacitance	V _{DS} =15V, V _{GS} =0V, f=1.0MHz		780		pF
C _{oss}	Output Capacitance			275		
C _{rss}	Reverse Transfer Capacitance			106		
t _{d(on)}	Turn-On Delay Time	V _{DD} =10V, I _D =2A, V _{GEN} =4.5V R _G =1Ω		21.7		ns
t _r	Turn-On Rise Time			70.7		
t _{d(off)}	Turn-Off Delay Time			71.5		
t _f	Turn-Off Fall Time			33.3		







Notes: a. Pulse test: pulse width \leq 300us, duty cycle \leq 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







Dual N-Channel 20-V(D-S) MOSFET , ESD Protection

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)




Dual N-Channel 20-V(D-S) MOSFET , ESD Protection


Typical Characteristics (T_J =25°C Noted)




DFN 3x3 Package Outline



TOP VIEW



BOTTOM VIEW






SIDE VIEW

SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	0.700	0.900
B	2.900	3.100
C	2.900	3.100
D	2.350	2.450
E	1.650	1.750
F	0.300	0.400
G	0.65BSC	
H	0.370	0.470
I	0.195	0.211
J	0.000	0.050



DFN 3x3 (II) Package Outline



SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	0.70	0.80
B	3.00 BSC	
C	3.00 BSC	
D	2.20	2.40
E	1.75	1.95
F	0.25	0.35
F1	0.42	0.58
G	0.65 BSC	
H	0.30	0.50
I	0.20 REF	
J	0.00	0.05

