

80V N-Channel Enhancement Mode

GENERAL DESCRIPTION

The ME80N08AH is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance.

FEATURES



- $R_{DS(ON)} \leq 5m\Omega @ V_{GS}=10V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter

PIN CONFIGURATION

(TO-263-2L)
Top View



N-Channel MOSFET

Ordering Information: ME80N08AH (Pb-free)

ME80N08AH-G (Green product-Halogen free)

Absolute Maximum Ratings (Tc=25°C Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V_{DS}	80	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current*	I_D	$T_c=25^\circ C$	129
		$T_c=70^\circ C$	108
Pulsed Drain Current ^a	I_{DM}	516	A
Power Dissipation	P_D	$T_c=25^\circ C$	150
		$T_c=70^\circ C$	105
Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 175	°C
Thermal Resistance-Junction to Case**	$R_{\theta JC}$	1	°C/W

* Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 80A.

** The device mounted on 1in² FR4 board with 2 oz copper.

80V N-Channel Enhancement Mode
Electrical Characteristics (T_J = 25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	80			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	2.0		4.0	V
I _{GSS}	Gate-Body Leakage	V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =80V, V _{GS} =0V			1	μA
R _{DS(ON)}	Drain-Source On-Resistance*	V _{GS} =10V, I _D =80A		3.9	5	mΩ
V _{SD}	Diode Forward Voltage *	I _S =40A, V _{GS} =0V		0.8	1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DD} =40V, V _{GS} =10V, I _D =80A		217		nC
Q _g	Total Gate Charge	V _{DD} =40V, V _{GS} =4.5V, I _D =80A		60.3		
Q _{gs}	Gate-Source Charge			65.4		
Q _{gd}	Gate-Drain Charge			52.9		
C _{iss}	Input Capacitance	V _{DS} =25V, V _{GS} =0V, f=1MHz		1788		pF
C _{oss}	Output Capacitance			592		
C _{rss}	Reverse Transfer Capacitance			2208		
t _{d(on)}	Turn-On Delay Time	V _{GS} =10V, R _L =20Ω		51.5		ns
t _r	Turn-On Rise Time			36.3		
t _{d(off)}	Turn-Off Delay Time	V _{DD} =40V, R _G =3.3Ω		197		
t _f	Turn-Off Fall Time			56.6		







Notes: a. pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.

DCC
正式發行





80V N-Channel Enhancement Mode

Typical Characteristics (T_J =25°C Noted)




80V N-Channel Enhancement Mode

Typical Characteristics (T_J =25°C Noted)



TO-263-2L Package Outline



Symbol	MILLIMETERS (mm)	
	MIN	MAX
A	9.60	10.30
B	15.00	15.80
C	0.70	0.95
D	2.54 BSC	
E	4.98	5.18
I	8.50	9.40
J	1.02	1.55
K	4.30	4.75
L	0.33	0.65
M	1.94	2.79
N	1.15	1.40

