

**80V N-Channel Enhancement Mode**

**GENERAL DESCRIPTION**

The ME80N08AH is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance.

**FEATURES**



- $R_{DS(ON)} \leq 5m\Omega @ V_{GS}=10V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

**APPLICATIONS**

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter

**PIN CONFIGURATION**

(TO-263-2L)  
Top View



N-Channel MOSFET

Ordering Information: ME80N08AH (Pb-free)

ME80N08AH-G (Green product-Halogen free)

**Absolute Maximum Ratings (Tc=25°C Unless Otherwise Noted)**

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	$V_{DS}$	80	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current*	$I_D$	Tc=25°C	129
		Tc=70°C	108
Pulsed Drain Current <sup>a</sup>	$I_{DM}$	516	A
Power Dissipation	$P_D$	Tc=25°C	150
		Tc=70°C	105
Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 175	°C
Thermal Resistance-Junction to Case**	$R_{\theta JC}$	1	°C/W

\* Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 80A.

\*\* The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper.

## 80V N-Channel Enhancement Mode

Electrical Characteristics (T<sub>J</sub>=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA	80			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	2.0		4.0	V
I <sub>GSS</sub>	Gate-Body Leakage	V <sub>GS</sub> =±20V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =80V, V <sub>GS</sub> =0V			1	μA
R <sub>DS(ON)</sub>	Drain-Source On-Resistance*	V <sub>GS</sub> =10V, I <sub>D</sub> =80A		3.9	5	mΩ
V <sub>SD</sub>	Diode Forward Voltage *	I <sub>S</sub> =40A, V <sub>GS</sub> =0V		0.8	1.2	V
<b>DYNAMIC</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DD</sub> =40V, V <sub>GS</sub> =10V, I <sub>D</sub> =80A		217		nC
Q <sub>g</sub>	Total Gate Charge	V <sub>DD</sub> =40V, V <sub>GS</sub> =4.5V, I <sub>D</sub> =80A		60.3		
Q <sub>gs</sub>	Gate-Source Charge			65.4		
Q <sub>gd</sub>	Gate-Drain Charge			52.9		
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V, f=1MHz		1788		pF
C <sub>oss</sub>	Output Capacitance			592		
C <sub>rss</sub>	Reverse Transfer Capacitance			2208		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>GS</sub> =10V, R <sub>L</sub> =20Ω V <sub>DD</sub> =40V, R <sub>G</sub> =3.3Ω		51.5		ns
t <sub>r</sub>	Turn-On Rise Time			36.3		
t <sub>d(off)</sub>	Turn-Off Delay Time			197		
t <sub>f</sub>	Turn-Off Fall Time			56.6		







Notes: a. pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.

DCC  
正式發行





**80V N-Channel Enhancement Mode**

**Typical Characteristics (T<sub>J</sub> =25°C Noted)**




80V N-Channel Enhancement Mode

Typical Characteristics (T<sub>J</sub> =25°C Noted)



**TO-263-2L Package Outline**



Symbol	MILLIMETERS (mm)	
	MIN	MAX
A	9.60	10.30
B	15.00	15.80
C	0.70	0.95
D	2.54 BSC	
E	4.98	5.18
I	8.50	9.40
J	1.02	1.55
K	4.30	4.75
L	0.33	0.65
M	1.94	2.79
N	1.15	1.40

