

P-Channel 30V (D-S) MOSFET

GENERAL DESCRIPTION

The ME8117 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.



FEATURES

- $R_{DS(ON)} \leq 5.2m\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} \leq 9.5m\Omega @ V_{GS} = -4V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- LCD Display inverter

PIN CONFIGURATION



P-Channel MOSFET

Ordering Information: ME8117(Pb-free)

ME8117-G (Green product-Halogen free)

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	$T_A = 25^\circ C$	-17.3
		$T_A = 70^\circ C$	-13.9
Pulsed Drain Current	I_{DM}	-69	A
Maximum Power Dissipation*	P_D	$T_A = 25^\circ C$	2.5
		$T_A = 70^\circ C$	1.6
Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ C$
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	50	$^\circ C/W$

* The device mounted on 1in² FR4 board with 2 oz copper



P-Channel 30V (D-S) MOSFET

Electrical Characteristics (T_J = 25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{BR(DSS)}	Drain-source breakdown voltage	I _D = -10mA, V _{GS} = 0V	-30			V
V _{GS(th)}	Gate Threshold Voltage	V _{GS} = V _{DS} , I _D = -250 μA	-1		-3.0	V
I _{GSS}	Gate Leakage Current	V _{DS} = 0V, V _{GS} = ±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -30V, V _{GS} = 0V			-1	μA
R _{DS(ON)}	Drain-Source On-State Resistance ^a	V _{GS} = -10V, I _D = -9A		4	5.2	mΩ
		V _{GS} = -4V, I _D = -9A		7	9.5	
V _{SD}	Diode Forward Voltage	I _D = -18A, V _{GS} = 0V		-0.8		V
DYNAMIC						
Q _g	Total Gate Charge	V _{DD} = -24V, V _{GS} = -10V, I _D = -18A		146		nC
Q _g	Total Gate Charge			78		
Q _{gs}	Gate-Source Charge	V _{DD} = -24V, V _{GS} = -4.5V, I _D = -18A		24		
Q _{gd}	Gate-Drain Charge			40		
C _{iss}	Input capacitance			6150		pF
C _{oss}	Output Capacitance	V _{DS} = -15V, V _{GS} = 0V, f = 1MHz		950		
C _{rss}	Reverse Transfer Capacitance			327		
t _{d(on)}	Turn-On Delay Time			75		ns
t _r	Turn-On Rise Time	V _{DD} = -15V, R _L = 15Ω		32		
t _{d(off)}	Turn-Off Delay Time	V _{GS} = -10V, R _G = 4.7Ω		280		
t _f	Turn-Off Fall Time			88		

Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.


b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.



P-Channel 30V (D-S) MOSFET


Typical Characteristics (T_J =25°C Noted)

On Resistance vs. Junction Temperature




V_{GS} - Gate-to-Source Voltage (V)

On-Resistance vs. Drain Current




I_D - Drain Current (A)

Capacitance




V_{DS} - Drain-to-Source Voltage (V)

On-Resistance vs. Gate-to-Source Voltage




V_{GS} - Gate-to-Source Voltage (V)

Threshold Voltage



T_J - Temperature (°C)





On-Region Characteristics






V_{DS} - Drain-to-Source Voltage (V)

P-Channel 30V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)



SOP-8 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
θ	0°	7°

Note: 1. Refer to JEDEC MS-012AA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs . Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

