

Dual N-Channel 20V (D-S) MOSFET

GENERAL DESCRIPTION

The ME8205E is the Dual N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.



FEATURES

- $R_{DS(ON)} \leq 22m\Omega @ V_{GS}=4.5V$
- $R_{DS(ON)} \leq 23m\Omega @ V_{GS}=4.0V$
- $R_{DS(ON)} \leq 26m\Omega @ V_{GS}=3.0V$
- $R_{DS(ON)} \leq 29m\Omega @ V_{GS}=2.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter

PIN CONFIGURATION



Ordering Information: ME8205E (Pb-free)

ME8205E-G (Green product-Halogen free)

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 12	V
Continuous Drain Current	I_D	$T_A=25^\circ C$	6
		$T_A=70^\circ C$	4.8
Pulsed Drain Current	I_{DM}	24	A
Maximum Power Dissipation	P_D	$T_A=25^\circ C$	1.3
		$T_A=70^\circ C$	0.8
Operating Junction Temperature	T_J	-55 to 150	$^\circ C$
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	100	$^\circ C/W$

* The device mounted on 1in² FR4 board with 2 oz copper

正式發行

Dual N-Channel 20V (D-S) MOSFET

Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	20			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	0.5		1.0	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±8V			±10	μA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =20V, V _{GS} =0V			1	μA
R _{DS(ON)}	Drain-Source On-State Resistance ^a	V _{GS} =4.5V, I _D = 7A		15.5	22	mΩ
		V _{GS} =4V, I _D = 6.8A		16	23	
		V _{GS} =3V, I _D = 6.3A		18	26	
		V _{GS} =2.5V, I _D = 6.0A		20	29	
V _{SD}	Diode Forward Voltage	I _S =7A, V _{GS} =0V			1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =10V, V _{GS} =10V, I _D =6.5A		21.9		nC
Q _g	Total Gate Charge	V _{DS} =10V, V _{GS} =4.5V, I _D =6.5A		10.5		
Q _{gs}	Gate-Source Charge			3.1		
Q _{gd}	Gate-Drain Charge			2.5		
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHz		360		pF
C _{oss}	Output Capacitance			100		
C _{rss}	Reverse Transfer Capacitance			31		
t _{d(on)}	Turn-On Delay Time	V _{DD} =10V, R _L =10Ω I _D =1A, V _{GEN} =4.5V R _G =6Ω		310		ns
t _r	Turn-On Rise Time			441		
t _{d(off)}	Turn-Off Delay Time			1290		
t _f	Turn-Off Fall Time			5150		

Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.


b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.




Dual N-Channel 20V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)


On Resistance vs. Junction Temperature




On Resistance vs. Drain Current




Capacitance




On Resistance vs. Gate-to-Source Voltage



Threshold Voltage







On-Region Characteristics




Dual N-Channel 20V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)



SOT-26 Package Outline



SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	0.90	1.20
A1	0.01	0.10
A2	0.90	1.15
b	0.25	0.50
C	0.10	0.20
D	2.80	3.10
E	2.60	3.00
E1	1.50	1.70
e	0.95 BSC	
e1	1.90 BSC	
L	0.30	0.60

