

## 30V P-Channel Enhancement Mode MOSFET

### GENERAL DESCRIPTION

The ME90P03 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where Low-side switching, and low in-line power loss are needed in a very small outline surface mount package.

### FEATURES

R<sub>DS(ON)</sub> 6.2mΩ@V<sub>GS</sub>=-20V

R<sub>DS(ON)</sub> 7.6mΩ@V<sub>GS</sub>=-10V

Super high density cell design for extremely low R<sub>DS(ON)</sub>

Exceptional on-resistance and maximum DC current capability

### APPLICATIONS

Portable Equipment

Battery Powered System



DC/DC Converter

Load Switch

### PIN CONFIGURATION

(TO-252)

Top View



Ordering Information: ME90P03 (Pb-free)

ME90P03-G (Green product-Halogen free)

### Absolute Maximum Ratings (TA=25 Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V <sub>DS</sub>	-30	V
Gate-Source Voltage	V <sub>GS</sub>	±20	V
Continuous Drain Current	I <sub>D</sub>	-62	A
		-50	
Pulsed Drain Current	I <sub>DM</sub>	-247	A
Maximum Power Dissipation	P <sub>D</sub>	38	W
		24	
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>Stg</sub>	-55 to 150	
Thermal Resistance-Junction to Case	R <sub>θJC</sub>	3.3	/W

\*The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper

DCC  
正式發行

**30V P-Channel Enhancement Mode MOSFET**
**Electrical Characteristics (TA = 25 Unless Otherwise Specified)**

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
BVDSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =-250 μA	-30			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250 μA	-1		-3	V
I <sub>GSS</sub>	Gate-Body Leakage	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±100	nA
I <sub>dss</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =-30V, V <sub>GS</sub> =0V			-1	μA
R <sub>Ds(ON)</sub>	Drain-Source On-Resistance	V <sub>GS</sub> =-20V, I <sub>D</sub> =-20A		5.2	6.2	m
		V <sub>GS</sub> =-10V, I <sub>D</sub> =-20A		6	7.6	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =-20A, V <sub>GS</sub> =0V		-0.7	-1.2	V
<b>DYNAMIC</b>						
Q <sub>g</sub>	Total Gate Charge (-10V)	V <sub>DS</sub> =-15V, V <sub>GS</sub> =-10V, I <sub>D</sub> =-20A		102		nC
Q <sub>g</sub>	Total Gate Charge (-4.5V)			51		
Q <sub>gs</sub>	Gate-Source Charge			20		
Q <sub>gd</sub>	Gate-Drain Charge			27		
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =-15V, V <sub>GS</sub> =0V, f=1MHz		4510		pF
C <sub>oss</sub>	Output Capacitance			680		
C <sub>rss</sub>	Reverse Transfer Capacitance			232		
t <sub>d(on)</sub>	Turn-On Delay Time	R <sub>L</sub> =15 , V <sub>GEN</sub> =-10V, I <sub>D</sub> =1A V <sub>DD</sub> =-15V, R <sub>G</sub> =6		60		ns
t <sub>r</sub>	Turn-On Rise Time			23		
t <sub>d(off)</sub>	Turn-Off Delay Time			163		
t <sub>f</sub>	Turn-Off Fall Time			42		







Notes: a. Pulse test: pulse width 300us, duty cycle 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.








**30V P-Channel Enhancement Mode MOSFET**

**Typical Characteristics (T<sub>J</sub> =25 °C Noted)**




**30V P-Channel Enhancement Mode MOSFET**

**Typical Characteristics (T<sub>J</sub> =25 °C Noted)**



## TO-252 Package Outline



SYMBOL	MIN	MAX
A	2.10	2.50
B	0.40	0.90
C	0.40	0.90
D	5.30	6.30
D1	2.20	2.90
E	6.30	6.75
E1	4.80	5.50
L1	0.90	1.80
L2	0.50	1.10
L3	0.00	0.20
H	8.90	10.40
P	2.30 BSC	

