


**N-Channel 40V(D-S) Enhancement MOSFET**

**GENERAL DESCRIPTION**

The ME95N04 is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as notebook computer power management and other battery powered circuits where Low-side switching , and low in-line power loss are needed in a very small outline surface mount package.

**PIN CONFIGURATION**

(TO-252-3L)  
Top View



Ordering Information: ME95N04 (Pb-free)


ME95N04-G (Green product-Halogen free)

**FEATURES**

- $R_{DS(ON)} \leq 4.3m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 5.7m\Omega @ V_{GS}=4.5V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

**APPLICATIONS**

- Power Management in Note book
- NB/MB Vcore Low side switching
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch



N-Channel MOSFET

**Absolute Maximum Ratings (Tc=25°C Unless Otherwise Noted)**

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V <sub>DS</sub>	40	V
Gate-Source Voltage	V <sub>GS</sub>	±20	V
Continuous Drain Current*	I <sub>D</sub>	T <sub>c</sub> =25°C	95.3
		T <sub>c</sub> =70°C	76.3
Pulsed Drain Current	I <sub>DM</sub>	381	A
Maximum Power Dissipation*	P <sub>D</sub>	T <sub>c</sub> =25°C	62.5
		T <sub>c</sub> =70°C	40
Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C
Thermal Resistance-Junction to Case*	R <sub>θJC</sub>	2	°C/W

\*The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper



**N-Channel 40V(D-S) Enhancement MOSFET**
**Electrical Characteristics** ( $T_J = 25^\circ\text{C}$  Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	40			V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	1		3	V
$I_{GSS}$	Gate Leakage Current	$V_{DS}=0V, V_{GS}=\pm 20V$			$\pm 100$	nA
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS}=40V, V_{GS}=0V$			1	$\mu A$
$R_{DS(ON)}$	Drain-Source On-State Resistance <sup>a</sup>	$V_{GS}=10V, I_D=25A$		3.6	4.3	m $\Omega$
		$V_{GS}=4.5V, I_D=19A$		4.4	5.7	
$V_{SD}$	Diode Forward Voltage	$I_S=25A, V_{GS}=0V$		0.8	1.2	V
<b>DYNAMIC</b>						
$Q_g$	Total Gate Charge	$V_{DS}=15V, V_{GS}=10V, I_D=20A$		88.9		nC
$Q_g$	Total Gate Charge	$V_{DS}=15V, V_{GS}=4.5V, I_D=20A$		41.4		
$Q_{gs}$	Gate-Source Charge			14.8		
$Q_{gd}$	Gate-Drain Charge			16.2		
$C_{iss}$	Input Capacitance	$V_{DS}=15V, V_{GS}=0V, F=1MHz$		4800		pF
$C_{oss}$	Output Capacitance			327		
$C_{rss}$	Reverse Transfer Capacitance			281		
$t_{d(on)}$	Turn-On Delay Time	$V_{DD}=15V, R_L=15\Omega$ $I_D=1A, V_{GEN}=10V$ $R_G=6\Omega$		27.3		ns
$t_r$	Turn-On Rise Time			20.2		
$t_{d(off)}$	Turn-Off Delay Time			108		
$t_f$	Turn-Off Fall Time			18.4		







 Note: a. Pulse test: pulse width  $\leq 300\mu s$ , duty cycle  $\leq 2\%$ 

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.



N-Channel 40V(D-S) Enhancement MOSFET





Typical Characteristics (T<sub>J</sub> =25°C Noted)




DCC  
正式發行

**N-Channel 40V(D-S) Enhancement MOSFET**

**Typical Characteristics (T<sub>J</sub> =25°C Noted)**



**TO-252 Package Outline**



SYMBOL	MIN	MAX
A	2.10	2.50
B	0.40	0.90
C	0.40	0.90
D	5.30	6.30
D1	2.20	2.90
E	6.30	6.75
E1	4.80	5.50
L1	0.90	1.80
L2	0.50	1.10
L3	0.00	0.20
H	8.90	10.40
P	2.30 BSC	

