

N-Channel 100-V (D-S) MOSFET



GENERAL DESCRIPTION

The ME95N10T is the N-Channel logic enhancement mode power field effect transistors, using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on state resistance.

FEATURES

- $R_{DS(ON)} \leq 8.5\text{m}\Omega$ @ $V_{GS}=10\text{V}$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

PIN CONFIGURATION


N-Channel MOSFET
Ordering Information: ME95N10T (Pb-free)

ME95N10T-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	100	V
Gate-Source Voltage		V_{GS}	± 25	V
Continuous Drain Current*	$T_c=25^\circ\text{C}$	I_D	124	A
	$T_c=70^\circ\text{C}$		104	
Pulsed Drain Current		I_{DM}	496	A
Maximum Power Dissipation	$T_c=25^\circ\text{C}$	P_D	300	W
	$T_c=70^\circ\text{C}$		210	
Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 175	°C
Thermal Resistance-Junction to Case**		$R_{\theta JC}$	0.5	°C/W

* Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 80A.

 ** The device mounted on 1in² FR4 board with 2 oz copper.

 正式發行

N-Channel 100-V (D-S) MOSFET
Electrical Characteristics (T_J=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	100			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	2		4	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±25V			±100	nA
I _{dss}	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V			1	μA
R _{Ds(ON)}	Drain-Source On-Resistance ^a	V _{GS} =10V, I _D = 50A		6.5	8.5	mΩ
V _{SD}	Diode Forward Voltage	I _S =50A, V _{GS} =0V		0.87	1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =50V, V _{GS} =10V, I _D =75A		212		nC
Q _g	Total Gate Charge	V _{DS} =50V, V _{GS} =4.5V, I _D =75A		57		
Q _{gs}	Gate-Source Charge			67		
Q _{gd}	Gate-Drain Charge			50		
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHz		12600		pF
C _{oss}	Output Capacitance			868		
C _{rss}	Reverse Transfer Capacitance			285		
t _{d(on)}	Turn-On Delay Time	V _{DS} =50V, R _L =5Ω, V _{GS} =10V, R _G =25Ω		209		ns
t _r	Turn-On Rise Time			126		
t _{d(off)}	Turn-Off Delay Time			588		
t _f	Turn-Off Fall Time			158		







Notes: a. Pulse test: pulse width \leq 300us, duty cycle \leq 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







N-Channel 100-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)




N-Channel 100-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)



TO-220 Package Outline



Symbol	MILLIMETERS (mm)	
	MIN	MAX
A	3.50	4.90
A1	1.00	1.40
A2	2.00	3.00
b	0.70	1.40
c	0.35	0.65
D	14.00	16.50
D1	8.30	9.50
E	9.60	10.70
e	2.54 BSC	
L	12.50	15.00
ØP	3.60 TYP	
Q	2.50	3.10
b2	1.10	1.80
L1	2.40	3.20

