

**N-Channel 100-V (D-S) MOSFET**



**GENERAL DESCRIPTION**

The ME95N10T is the N-Channel logic enhancement mode power field effect transistors, using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on state resistance.

**FEATURES**

- $R_{DS(ON)} \leq 8.5m\Omega @ V_{GS}=10V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

**PIN CONFIGURATION**



**Ordering Information:** ME95N10T (Pb-free)  
ME95N10T-G (Green product-Halogen free)

**Absolute Maximum Ratings** ( $T_A=25^\circ C$  Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 25$	V
Continuous Drain Current*	$I_D$	$T_c=25^\circ C$	124
		$T_c=70^\circ C$	104
Pulsed Drain Current	$I_{DM}$	496	A
Maximum Power Dissipation	$P_D$	$T_c=25^\circ C$	300
		$T_c=70^\circ C$	210
Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 175	$^\circ C$
Thermal Resistance-Junction to Case**	$R_{\theta JC}$	0.5	$^\circ C/W$

\* Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 80A.

\*\* The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper.

DCC  
正式發行

**N-Channel 100-V (D-S) MOSFET**
**Electrical Characteristics (T<sub>J</sub> = 25°C Unless Otherwise Specified)**

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA	100			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	2		4	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±25V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V			1	μA
R <sub>DS(ON)</sub>	Drain-Source On-Resistance <sup>a</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> =50A		6.5	8.5	mΩ
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =50A, V <sub>GS</sub> =0V		0.87	1.2	V
<b>DYNAMIC</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =50V, V <sub>GS</sub> =10V, I <sub>D</sub> =75A		212		nC
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =50V, V <sub>GS</sub> =4.5V, I <sub>D</sub> =75A		57		
Q <sub>gs</sub>	Gate-Source Charge			67		
Q <sub>gd</sub>	Gate-Drain Charge			50		
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1MHz		12600		pF
C <sub>oss</sub>	Output Capacitance			868		
C <sub>rss</sub>	Reverse Transfer Capacitance			285		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DS</sub> =50V, R <sub>L</sub> =5Ω, V <sub>GS</sub> =10V, R <sub>G</sub> =25Ω		209		ns
t <sub>r</sub>	Turn-On Rise Time			126		
t <sub>d(off)</sub>	Turn-Off Delay Time			588		
t <sub>f</sub>	Turn-Off Fall Time			158		







Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.

DCC  
正式發行





**N-Channel 100-V (D-S) MOSFET**

**Typical Characteristics (T<sub>J</sub> = 25°C Noted)**




**N-Channel 100-V (D-S) MOSFET**

Typical Characteristics (T<sub>J</sub> = 25°C Noted)



**TO-220 Package Outline**



Symbol	MILLIMETERS (mm)	
	MIN	MAX
A	3.50	4.90
A1	1.00	1.40
A2	2.00	3.00
b	0.70	1.40
c	0.35	0.65
D	14.00	16.50
D1	8.30	9.50
E	9.60	10.70
e	2.54 BSC	
L	12.50	15.00
ØP	3.60 TYP	
Q	2.50	3.10
b2	1.10	1.80
L1	2.40	3.20

