

GENERAL DESCRIPTION

The ME9926 is the Dual N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where switching and low in-line power loss are needed in a very small outline surface mount package.



FEATURES

- $R_{DS(ON)} \leq 29m\Omega @ V_{GS}=4.5V$
- $R_{DS(ON)} \leq 42m\Omega @ V_{GS}=2.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability


APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- Load Switch
- DSC

PIN CONFIGURATION



N-Channel MOSFET



N-Channel MOSFET

Ordering Information: ME9926 (Pb-free)

ME9926-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	10sec		SteadyState	Unit
Drain-Source Voltage		V_{DSS}	20			V
Gate-Source Voltage		V_{GSS}	± 12			V
Continuous Drain Current*	$T_A=25^\circ\text{C}$	I_D	6.6	5.2		A
	$T_A=70^\circ\text{C}$		5.2	4.2		
Pulsed Drain Current		I_{DM}	30			A
Maximum Power Dissipation*	$T_A=25^\circ\text{C}$	P_D	2.0	1.25		W
	$T_A=70^\circ\text{C}$		1.2	0.8		
Operating Junction Temperature		T_J	-55 to 150			$^\circ\text{C}$
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	Typ	45	Typ	80
			Max	62.5	Max	100

* The device mounted on 1in² FR4 board with 2 oz copper

Dual N-Channel 20V (D-S) MOSFET







Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BVDSS	Drain-Source Breakdown Voltage	VGS=0, ID=250 μ A	20			V
VGS(th)	Gate Threshold Voltage	VDS=VGS, ID=250 μ A	0.4		0.9	V
IGSS	Gate Body Leakage	VDS=0V, VGS=±12V			±100	nA
IDSS	Zero Gate Voltage Drain Current	VDS=20V, VGS=0V			1	μ A
RDS(ON)	Drain-Source On-Resistance	VGS=4.5V, ID= 6.0A		22	29	m Ω
		VGS=2.5V, ID= 5.2A		28	42	
VSD	Diode Forward Voltage	IS=1.7A, VGS=0V		0.72	1.2	V
DYNAMIC						
Qg	Total Gate Charge	VDS=10V, VGS=4.5V, ID=6.0A		8		nC
Qgs	Gate-Source Charge			2.1		
Qgd	Gate-Drain Charge			2.3		
td(on)	Turn-On Delay Time	VDD=10V, ID=1.0A, VGEN=4.5V RG=6 Ω		14		ns
tr	Turn-On Rise Time			17		
td(off)	Turn-Off Delay Time			43		
tf	Turn-Off Fall Time			5		
Ciss	Input capacitance	VDS=15V, VGS=0V, f=1.0MHz		550		pF
Coss	Output Capacitance			130		
Crss	Reverse Transfer Capacitance			40		






Notes: a. Pulse test: pulse width $\leq$ 300us, duty cycle $\leq$ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki reserves the right to improve product design, functions and reliability without notice.




Typical Characteristics (T_J = 25°C Noted)



Typical Characteristics (T_J = 25°C Noted)



SOP-8 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
θ	0°	7°

Note: 1. Refer to JEDEC MS-012AA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.