



N - Channel 50V (D-S) MOSFET

GENERAL DESCRIPTION

The MEBSS138 is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION



N-Channel MOSFET

Ordering Information: MEBSS138 (Pb-free)

MEBSS138-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	50	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain	$T_A=25^\circ\text{C}$	I_D	0.3	A
Pulsed Drain Current		I_{DM}	1	A
Maximum Power Dissipation	$T_A=25^\circ\text{C}$	P_D	0.36	W
Junction and Storage Temperature Range		T_J, T_{stg}	-55 to 150	$^\circ\text{C}$
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	350	$^\circ\text{C}/\text{W}$

* The device mounted on 1in² FR4 board with 2 oz copper



N - Channel 50V (D-S) MOSFET
Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	50			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =1mA	0.7		1.5	V
I _{GSS}	Gate-Body Leakage	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =50V, V _{GS} =0V			0.5	μA
R _{D(S(ON))}	Drain-Source On-Resistance*	V _{GS} =10V, I _D =200mA		1.3	3	Ω
		V _{GS} =5V, I _D =200mA		1.4	3.5	
		V _{GS} =2.75V, I _D =200mA		1.6	7	
V _{SD}	Diode Forward Voltage *	I _S =0.44A, V _{GS} =0V		0.8	1.4	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =25V, V _{GS} =10V, I _D =0.22A		7.03		nC
Q _{gs}	Gate-Source Charge			1.84		
Q _{gd}	Gate-Drain Charge			0.65		
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz		8.7		Ω
C _{iss}	Input Capacitance	V _{DS} =25V, V _{GS} =0V, f=1MHz		42		pF
C _{oss}	Output Capacitance			15		
C _{rss}	Reverse Transfer Capacitance			3		
t _{d(on)}	Turn-On Delay Time	V _{DD} =30V, R _L =103Ω I _D =0.29A, V _{GS} =10V, R _{GEN} =6Ω		4.63		ns
t _r	Turn-On Rise Time			6.8		
t _{d(off)}	Turn-Off Delay Time			18.9		
t _f	Turn-Off Fall Time			11.4		








Notes: a. pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







N - Channel 50V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)




N - Channel 50V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)



N - Channel 50V (D-S) MOSFET

SOT-23 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	2.800	3.00
B	1.200	1.70
C	0.900	1.30
D	0.350	0.50
G	1.780	2.04
H	0.010	0.15
J	0.085	0.20
K	0.300	0.65
L	0.890	1.02
S	2.100	3.00
V	0.450	0.60

