

N-Channel 50V (D-S) MOSFET, ESD Protection


GENERAL DESCRIPTION

The MEBSS138DK is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(SOT-323)

Top View



Ordering Information: MEBSS138DK (Pb-free)


MEBSS138DK-G (Green product-Halogen free)

FEATURES

- $R_{DS(ON)} \leq 3.5\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 4\Omega @ V_{GS}=4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter



N-Channel MOSFET

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	50	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_A=25^\circ\text{C}$	I_D	0.25	A
	$T_A=70^\circ\text{C}$		0.2	
Pulsed Drain Current		I_{DM}	0.9	A
Maximum Power Dissipation	$T_A=25^\circ\text{C}$	P_D	0.3	W
	$T_A=70^\circ\text{C}$		0.2	
Junction and Storage Temperature Range		T_J, T_{stg}	-55 to 150	$^\circ\text{C}$
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	367	$^\circ\text{C/W}$

*The device mounted on 1in² FR4 board with 2 oz copper



N-Channel 50V (D-S) MOSFET, ESD Protection
Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μ A	50			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =1mA	0.5		1.5	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} = $\pm$ 20V			$\pm$ 10	μ A
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =50V, V _{GS} =0V			1	μ A
R _{DS(ON)}	Drain-Source On-Resistance ^a	V _{GS} =10V, I _D =200mA			3.5	Ω
		V _{GS} =4.5V, I _D =200mA			4	
V _{SD}	Diode Forward Voltage	I _S =0.44A, V _{GS} =0V		0.8	1.4	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =25V, V _{GS} =10V, I _D =0.22A		4.7		nC
Q _{gs}	Gate-Source Charge			1.7		
Q _{gd}	Gate-Drain Charge			0.8		
C _{iss}	Input Capacitance	V _{DS} =25V, V _{GS} =0V, f=1MHZ		33		pf
C _{oss}	Output Capacitance			25		
C _{rss}	Reverse Transfer Capacitance			13		
t _{d(on)}	Turn-On Delay Time	V _{DD} =5V, R _L =500 Ω , V _{GEN} =5V,R _G =10 Ω		10.1		ns
t _r	Turn-On Rise Time			7.3		
t _{d(off)}	Turn-Off Delay Time			31.3		
t _f	Turn-Off Fall Time			28.2		







Notes: a. Pulse test: pulse width $\leq$ 300us, duty cycle $\leq$ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







N-Channel 50V (D-S) MOSFET, ESD Protection

Typical Characteristics (T_J = 25°C Noted)






N-Channel 50V (D-S) MOSFET, ESD Protection

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)



SOT-323 Package Outline



DIM	MILLIMETERS(mm)	
	MIN	MAX
A	0.80	1.10
A1	0.00	0.10
A2	0.70	1.00
b	0.20	0.40
c	0.08	0.22
D	1.80	2.20
E	1.80	2.45
e	0.650 BSC	
e1	1.30 BSC	
E1	1.10	1.40
L	0.20	0.46
θ	0°	8°

DCC
正式發行