

P-Channel 50V Enhancement Mode



GENERAL DESCRIPTION

The MEBSS84 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(SOT-23)

Top View



P-Channel

Ordering Information: MEBSS84(Pb-free)

MEBSS84-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	-50	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain	$T_A=25^\circ\text{C}$	I_D	-0.2	A
Pulsed Drain Current		I_{DM}	-0.81	A
Maximum Power Dissipation	$T_A=25^\circ\text{C}$	P_D	0.36	W
Storage Temperature Range		T_{STG}	-55 to 150	°C
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	350	°C/W

*The device mounted on 1in² FR4 board with 2 oz copper



P-Channel 50V Enhancement Mode
Electrical Characteristics (TA = 25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250 μA	-50			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μA	-0.8		-2.0	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-50V, V _{GS} =0V			-1	μA
R _{D(S(ON))}	Drain-Source On-Resistance	V _{GS} =-10V, I _D = -100mA		2	5	Ω
		V _{GS} =-5V, I _D = -100mA		2	6	
V _{SD}	Diode Forward Voltage	I _S =-0.1A, V _{GS} =0V			-2.9	V
DYNAMIC						
Q _G	Total Gate Charge	V _{DS} =-25V, V _{GS} =-10V, I _D =-0.5A		4.8		nC
Q _G	Total Gate Charge			1.8		
Q _{GS}	Gate-Source Charge	V _{DS} =-25, V _{GS} =-4.5V, I _D =-0.5A		2.5		
Q _{GD}	Gate-Drain Charge			0.3		
C _{ISS}	Input Capacitance			38		pF
C _{OSS}	Output Capacitance	V _{DS} =-15V, V _{GS} =0V, f=1MHz		4.8		
C _{RSS}	Reverse Transfer Capacitance			2.7		
t _{d(on)}	Turn-On Delay Time	V _{DS} =-25V, R _L =50Ω		16.7		ns
t _r	Turn-On Rise Time	R _G =25Ω, V _{GS} =-10V		8.6		
t _{d(off)}	Turn-Off Delay Time	I _D =-0.5A		17.9		
t _f	Turn-Off Fall Time			5.3		

Notes: a. Pulse test; pulse width ≤ 300us, duty cycle≤ 2%

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







P-Channel 50V Enhancement Mode
Typical Characteristics (T_J =25°C Noted)





P-Channel 50V Enhancement Mode

Typical Characteristics (TJ =25°C Noted)



小 SOT-23 Package Outline



Symbol	MILLIMETERS	
	MIN	MAX
A	2.8	3.0
B	1.2	1.4
C	0.9	1.1
C1	-	0.1
D	0.3	0.5
G	1.90	REF
J	0.05	0.15
K	0.2	-
S	2.2	2.6

