

N - Channel 50-V (D-S) MOSFET

GENERAL DESCRIPTION

The MESS138W is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance.

FEATURES



- $R_{DS(ON)} \leq 3\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 3.5\Omega @ V_{GS}=5V$
- $R_{DS(ON)} \leq 7\Omega @ V_{GS}=2.75V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter

PIN CONFIGURATION

(SOT-323)



Ordering Information: MESS138W (Pb-free)

MESS138W-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ C$ Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V_{DS}	50	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain	I_D	0.5	A
Pulsed Drain Current	I_{DM}	1.8	A
Maximum Power Dissipation	P_D	1	W
Operating Junction Temperature	T_J	-55 to 150	$^\circ C$
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	130	$^\circ C/W$

* The device mounted on 1in² FR4 board with 2 oz copper



N - Channel 50-V (D-S) MOSFET
Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	50			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =1mA	0.5		1.5	V
I _{GSS}	Gate-Body Leakage	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =50V, V _{GS} =0V			0.5	μA
R _{DS(ON)}	Drain-Source On-Resistance*	V _{GS} =10V, I _D =200mA		1.3	3	Ω
		V _{GS} =5V, I _D =200mA		1.4	3.5	
		V _{GS} =2.75V, I _D =200mA		1.6	7	
V _{SD}	Diode Forward Voltage *	I _S =0.44A, V _{GS} =0V		0.8	1.4	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =25V, V _{GS} =10V, I _D =0.22A		7.0		nC
Q _{gs}	Gate-Source Charge			1.8		
Q _{gd}	Gate-Drain Charge			0.7		
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz		8.7		Ω
C _{iss}	Input Capacitance	V _{DS} =25V, V _{GS} =0V, f=1MHz		42		pF
C _{oss}	Output Capacitance			15		
C _{rss}	Reverse Transfer Capacitance			3		
t _{d(on)}	Turn-On Delay Time	V _{DD} =30V, R _L =103Ω I _D =0.29A, V _{GS} =10V, R _{GEN} =6Ω		4.63		ns
t _r	Turn-On Rise Time			6.8		
t _{d(off)}	Turn-Off Delay Time			18.9		
t _f	Turn-Off Fall Time			11.4		

Notes: a. Pulse test; pulse width ≤ 300us, duty cycle ≤ 2%


b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.




N - Channel 50-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)


On Resistance vs. Junction Temperature




On Resistance vs. Drain Current




Capacitance




On Resistance vs. Gate-to-Source Voltage



Threshold Voltage




On-Region Characteristics




N - Channel 50-V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)


Gate Charge




Body-diode characteristics






Maximum Forward Biased Safe Operating Area



Normalized Thermal Transient Impedance, Junction-to-Ambient



SOT-323 Package



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	-	1.10
A1	0.00	0.10
A2	0.7	1.00
b	0.15	0.30
c	0.08	0.22
D	1.85	2.15
E	1.80	2.40
e	0.65 BSC	
e1	1.30 BSC	
E1	1.1	1.4
L	0.26	0.46
θ	0°	8°

DCC
 正式發行