Designer's™ Data Sheet

Insulated Gate Bipolar Transistor with Anti-Parallel Diode

N–Channel Enhancement–Mode Silicon Gate

MGP7N60ED

IGBT & DIODE IN TO–220
7.0 A @ 90°C
10 A @ 25°C
600 VOLTS
SHORT CIRCUIT RATED
LOW ON–VOLTAGE

This Insulated Gate Bipolar Transistor (IGBT) is co–packaged with a soft recovery ultra–fast rectifier and uses an advanced termination scheme to provide an enhanced and reliable high voltage–blocking capability. Its new 600 V IGBT technology is specifically suited for applications requiring both a high temperature short circuit capability and a low $V_{CE(on)}$. It also provides fast switching characteristics and results in efficient operation at high frequencies. Co–packaged IGBTs save space, reduce assembly time and cost. This new E–series introduces an energy efficient, ESD protected, and short circuit rugged device.

- Industry Standard TO–220 Package
- High Speed: E_{off} = 70 μJ/A typical at 125°C
- High Voltage Short Circuit Capability – 10 μs minimum at 125°C, 400 V
- Low On–Voltage 2.0 V typical at 5.0 A, 125°C
- Soft Recovery Free Wheeling Diode is Included in the Package
- Robust High Voltage Termination
- ESD Protection Gate–Emitter Zener Diodes





CASE 221A–09
STYLE 9
TO–220AB

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Collector–Emitter Voltage	V_{CES}	600	Vdc
Collector–Gate Voltage (R_{GE} = 1.0 MΩ)	V_{CGR}	600	Vdc
Gate–Emitter Voltage — Continuous	V_{GE}	±20	Vdc
Collector Current — Continuous @ T_C = 25°C — Continuous @ T_C = 90°C — Repetitive Pulsed Current (1)	I_{C25} I_{C90} I_{CM}	10 7.0 14	Adc Apk
Total Power Dissipation @ T_C = 25°C Derate above 25°C	P_D	81 0.65	Watts W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	–55 to 150	°C
Short Circuit Withstand Time (V_{CC} = 400 Vdc, V_{GE} = 15 Vdc, T_J = 125°C, R_G = 20 Ω)	t_{sc}	10	μs
Thermal Resistance — Junction to Case – IGBT — Junction to Case – Diode — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JC}$ $R_{\theta JA}$	1.5 2.7 65	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8″ from case for 5 seconds	T_L	260	°C
Mounting Torque, 6–32 or M3 screw	10 lbf•in (1.13 N•m)		

(1) Pulse width is limited by maximum junction temperature. Repetitive rating.

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Designer's™ is a trademark of Motorola, Inc.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Collector–to–Emitter Breakdown Voltage (V_{GE} = 0 Vdc, I_C = 25 μAdc)		$V_{(BR)CES}$	600	—	—	Vdc
Temperature Coefficient (Positive)			—	870	—	mV/°C
Zero Gate Voltage Collector Current (V_{CE} = 600 Vdc, V_{GE} = 0 Vdc)		I_{CES}	—	—	10	μAdc
(V_{CE} = 600 Vdc, V_{GE} = 0 Vdc, T_J = 125°C)			—	—	200	
Gate–Body Leakage Current (V_{GE} = ± 20 Vdc, V_{CE} = 0 Vdc)		I_{GES}	—	—	50	μAdc
ON CHARACTERISTICS (1)						
Collector–to–Emitter On–State Voltage (V_{GE} = 15 Vdc, I_C = 2.5 Adc)		$V_{CE(on)}$	—	1.6	1.9	Vdc
(V_{GE} = 15 Vdc, I_C = 2.5 Adc, T_J = 125°C)			—	1.5	—	
(V_{GE} = 15 Vdc, I_C = 5.0 Adc)			—	2.0	2.4	
Gate Threshold Voltage (V_{CE} = V_{GE}, I_C = 1.0 mAdc)		$V_{GE(th)}$	4.0	6.0	8.0	Vdc
Threshold Temperature Coefficient (Negative)			—	10	—	mV/°C
Forward Transconductance (V_{CE} = 10 Vdc, I_C = 5.0 Adc)		g_{fe}	—	2.5	—	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance	(V_{CE} = 25 Vdc, V_{GE} = 0 Vdc, f = 1.0 MHz)	C_{ies}	—	610	—	pF
Output Capacitance		C_{oes}	—	60	—	
Transfer Capacitance		C_{res}	—	10	—	
SWITCHING CHARACTERISTICS (1)						
Turn–On Delay Time	(V_{CC} = 360 Vdc, I_C = 5.0 Adc, V_{GE} = 15 Vdc, L = 300 μH, R_G = 20 Ω) Energy losses include “tail”	$t_{d(on)}$	—	22	—	ns
Rise Time		t_r	—	24	—	
Turn–Off Delay Time		$t_{d(off)}$	—	64	—	
Fall Time		t_f	—	196	—	
Turn–Off Switching Loss		E_{off}	—	200	340	μJ
Turn–On Switching Loss		E_{on}	—	71	—	
Total Switching Loss		E_{ts}	—	271	—	
Turn–On Delay Time	(V_{CC} = 360 Vdc, I_C = 5.0 Adc, V_{GE} = 15 Vdc, L = 300 μH, R_G = 20 Ω, T_J = 125°C) Energy losses include “tail”	$t_{d(on)}$	—	31	—	ns
Rise Time		t_r	—	24	—	
Turn–Off Delay Time		$t_{d(off)}$	—	195	—	
Fall Time		t_f	—	220	—	
Turn–Off Switching Loss		E_{off}	—	350	—	μJ
Turn–On Switching Loss		E_{on}	—	135	—	
Total Switching Loss		E_{ts}	—	485	—	
Gate Charge	(V_{CC} = 360 Vdc, I_C = 5.0 Adc, V_{GE} = 15 Vdc)	Q_T	—	27.2	—	nC
		Q_1	—	7.0	—	
		Q_2	—	13.7	—	

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

DIODE CHARACTERISTICS

Diode Forward Voltage Drop (I_{EC} = 2.3 Adc) (I_{EC} = 2.3 Adc, T_J = 125°C) (I_{EC} = 4.6 Adc)		V_{FEC}	— — —	1.7 1.3 2.0	— — 2.3	Vdc
Reverse Recovery Time	(I_F = 4.6 Adc, V_R = 360 Vdc, dI_F/dt = 200 A/μs)	t_{rr}	—	40	—	ns
		t_a	—	17	—	
		t_b	—	23	—	
Reverse Recovery Stored Charge		Q_{RR}	—	60	—	nC
Reverse Recovery Time	(I_F = 4.6 Adc, V_R = 360 Vdc, dI_F/dt = 200 A/μs, T_J = 125°C)	t_{rr}	—	105	—	ns
		t_a	—	36	—	
		t_b	—	69	—	
Reverse Recovery Stored Charge		Q_{RR}	—	247	—	nC

INTERNAL PACKAGE INDUCTANCE

Internal Emitter Inductance (Measured from the emitter lead 0.25″ from package to emitter bond pad)	L_E	—	7.5	—	nH



Figure 1. Output Characteristics



Figure 2. Output Characteristics



Figure 3. Transfer Characteristics



Figure 4. Collector–To–Emitter Saturation Voltage versus Junction Temperature



Figure 5. Capacitance Variation



Figure 6. Gate–To–Emitter Voltage versus Total Charge



Figure 7. Total Energy Losses versus Gate Resistance



Figure 8. Total Energy Losses versus Junction Temperature



Figure 9. Total Energy Losses versus Collector Current



Figure 10. Turn–Off Losses versus Gate Resistance



Figure 11. Turn–Off Losses versus Junction Temperature



Figure 12. Turn–Off Losses versus Collector Current



Figure 13. Forward Characteristics versus Current



Figure 14. Reverse Biased Safe Operating Area

PACKAGE DIMENSIONS



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	0.570	0.620	14.48	15.75
B	0.380	0.405	9.66	10.28
C	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
H	0.110	0.155	2.80	3.93
J	0.018	0.025	0.46	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
V	0.045	—	1.15	—
Z	—	0.080	—	2.04

STYLE 9:
PIN 1. GATE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

CASE 221A–09
TO–220AB
ISSUE Z

How to reach us:
USA / EUROPE / Locations Not Listed: Motorola Literature Distribution;
P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 141,
4–32–1 Nishi–Gotanda, Shagawa–ku, Tokyo, Japan. 03–5487–8488

Customer Focus Center: 1–800–521–6274

Mfax™: RMFAX0@email.sps.mot.com – TOUCHTONE 1–602–244–6609
Motorola Fax Back System – US & Canada ONLY 1–800–774–1848
– http://sps.motorola.com/mfax/

ASIA / PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

HOME PAGE: http://motorola.com/sps/