

MH6404AD1-15

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

DESCRIPTION

The MH6404AD1 is 65 536-word x 4 bit dynamic RAM and consists of four industry standard 64 K x 1 dynamic RAMs in leadless chip carrier.

The mounting of leadless chip carriers on a ceramic single in-line package provides any application where high densities and large quantities of memory are required.


FEATURES

- High speed

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
MH6404AD1-15	150	260	600

- Utilizes industry standard 64K RAMs in leadless chip carriers
- 22 pin Single In-line Package
- Single +5V ($\pm 10\%$) supply operation
- Low stand by power dissipation 88 mW(max)
- Low operating power dissipation:
MH6404AD1-15 990mW(max)
- All inputs are directly TTL compatible
- All outputs are three-state and directly TTL compatible
- Includes (0.22 μ F x 2) decoupling capacitors
- 128 refresh cycles (every 2ms) A₇ Pin is not need for refresh
- Pin 1 controls automatic-and self-refresh mode

PIN CONFIGURATION (TOP VIEW)




Outline 22S5

APPLICATION

- Main memory unit for computers
- Refresh memory for CRT

BLOCK DIAGRAM



262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

FUNCTION

The MH6404AD1 provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs							Output	Refresh	Remarks
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	D	Row address	Column address	$\overline{\text{REF}}$	Q		
Read	ACT	ACT	NAC	DNC	APD	APD	NAC	VLD	YES	Page mode identical
Write	ACT	ACT	ACT	VLD	APD	APD	NAC	OPN	YES	
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	NAC	VLD	YES	
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	NAC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	APD	DNC	NAC	VLD	YES	
Automatic refresh	NAC	DNC	DNC	DNC	DNC	DNC	ACT	OPN	YES	
Self refresh	NAC	DNC	DNC	DNC	DNC	DNC	ACT	OPN	YES	
Hidden automatic refresh	NAC	ACT	DNC	DNC	DNC	DNC	ACT	VLD	YES	
Hidden self refresh	NAC	ACT	DNC	DNC	DNC	DNC	ACT	VLD	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	NAC	OPN	NO	

Note: ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, APD : applied, OPN : open.

SUMMARY OF OPERATIONS
Addressing

To select 4 of the 262144 memory cells in the MH6404AD1 the 16-bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ($\overline{\text{RAS}}$) latches the 8 row-address bits; next, the negative-going edge of the column-address-strobe pulse ($\overline{\text{CAS}}$) latches the 8 column-address bits. Timing of the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ $t_{d(\text{RAS-CAS})}$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\text{CAS}}$ control signals are inhibited almost until $t_{d(\text{RAS-CAS}) \text{ max}}$ ('gated $\overline{\text{CAS}}$ ' operation). The external $\overline{\text{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(\text{RAS-CAS})}$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\text{CAS}}$ has already been released, so that the internal $\overline{\text{CAS}}$ control signals are controlled by the externally applied $\overline{\text{CAS}}$, which also controls the access time.

Data Input

Date to be written into a selected cell is strobed by the later of the two negative transitions of $\overline{\text{W}}$ input and $\overline{\text{CAS}}$ input. Thus when the $\overline{\text{W}}$ input makes its negative transition prior to $\overline{\text{CAS}}$ input (early write), the data input is storbed by

$\overline{\text{CAS}}$, and the negative transition of $\overline{\text{CAS}}$ is set as the reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the $\overline{\text{W}}$ input makes its negative transition after $\overline{\text{CAS}}$, the $\overline{\text{W}}$ negative transition is set as the reference point for set-up and hold times.

Data Output Control

The outputs of the MH6404AD1 are in the high-impedance state when $\overline{\text{CAS}}$ is high. When the are memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the outputs entered the active condition, this condition will be maintained until $\overline{\text{CAS}}$ goes high, irrespective of the condition of $\overline{\text{RAS}}$.

The outputs will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the MH6404AD1, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\text{CAS}}$ pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, inputs and outputs can be connected directly to give a common I/O data bus.

2. Data Output Hold

The data outputs can be held between read cycles, without lenghening the cycle time. This enebles extremely flexible clock-timing settings for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

3. Two Methods of Chip Selection

Since the output is not latched, $\overline{\text{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that $\overline{\text{CAS}}$ and/or $\overline{\text{RAS}}$ can both be decoded for chip selection.

4. Extended-Page Boundary

By decoding $\overline{\text{CAS}}$, the page boundary can be extended beyond the 256 column locations in a single chip. In this case, $\overline{\text{RAS}}$ must be applied to all devices.

Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of $\overline{\text{RAS}}$, because once the row address has been strobed, $\overline{\text{RAS}}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

Each of the 128 rows ($A_0 \sim A_6$) of the MH6404AD1 must be refreshed every 2 ms to maintain data. The methods of refreshing for the MH6404AD1 are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ($\overline{\text{RAS}}$) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

2. $\overline{\text{RAS}}$ Only Refresh

A $\overline{\text{RAS}}$ -only refresh cycle is the recommended technique for most applications to provide for data retention. A $\overline{\text{RAS}}$ -only refresh cycle maintains the outputs in the high-impedance state with a typical power reduction of 20% over a read or write cycle.

3. Automatic Refresh

Pin1 ($\overline{\text{REF}}$) has two special functions. The MH6404AD1 has a refresh address counter, refresh address multiplexer and refresh timer for these operations. Automatic refresh is initiated by bringing $\overline{\text{REF}}$ low after $\overline{\text{RAS}}$ has precharged and is used during standard operation just like $\overline{\text{RAS}}$ -only refresh, except that sequential row addresses from an external counter are no longer necessary.

At the end of automatic refresh cycle, the internal refresh address counter will be automatically incremented. The output state of the refresh address counter is initiated by some eight $\overline{\text{REF}}$, $\overline{\text{RAS}}$ or $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycle after power is applied. Therefore, a special operation is not necessary to initiate it.

$\overline{\text{RAS}}$ must remain inactive during $\overline{\text{REF}}$ activated cycles. Likewise, $\overline{\text{REF}}$ must remain inactive during $\overline{\text{RAS}}$ generated cycle.

4. Self-Refresh

The other function of pin 1. ($\overline{\text{REF}}$) is self-refresh. Timing for self-refresh is quite similar to that for automatic refresh. As long as $\overline{\text{RAS}}$ remains high and $\overline{\text{REF}}$ remains low, the MH6404AD1 will refresh itself. This internal sequence repeats a synchronously every 12 to 16 μs . After 2 ms, the on-chip refresh address counter has advanced through all the row addresses and refreshed the entire memory. Self-refresh is primarily intended for trouble free power-down operation.

For example, when battery backup is used to maintained data integrity in the memory. $\overline{\text{REF}}$ may be used to place the device in the self-refresh mode with no external timing signals necessary to keep the information alive.

In summary, the pin 1 ($\overline{\text{REF}}$) refresh function gives the user a feature that if free, save him hardware on the board, and in fact, will simplify his battery backup procedures, increase his battery life, and save him overall cost while giving him improved system performance.

There is an internal pullup resistor ($\approx 800\text{K}\Omega$) on pin 1, so if the pin 1 ($\overline{\text{REF}}$) function is not used, pin 1 may be left open (not connect) without affecting the normal operations.

5. Hidden Refresh

A features of the MH6404AD1 is that refresh cycle may be performed while maintaining valid data at the output pins by extending the $\overline{\text{CAS}}$ active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period, executing a $\overline{\text{RAS}}$ -only cycling, automatic refresh and self-refresh, but with $\overline{\text{CAS}}$ held low.

The advantage of this refresh mode is that data can be held valid at the output data ports indefinitely by leaving the $\overline{\text{CAS}}$ asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the MH6404AD1 is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are decoded and applied to the MH6404AD1 as chip-select in the memory system, but if $\overline{\text{RAS}}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\text{CAS}}$ condition, minimizing system power dissipation.

Power Supplies

The MH6404AD1 operates on a single 5V power supply.

A wait of some 500 μs and eight or more dummy cycle is necessary after power is applied to the device before memory operation is achieved.

MH6404AD1-15

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	conditions	Limits	Unit
V_{CC}	Supply voltage	With respect to V_{SS}	$-1 \sim 7$	V
V_I	Input voltage		$-1 \sim 7$	V
V_O	Output voltage		$-1 \sim 7$	V
I_O	Output current	$T_a = 25^\circ\text{C}$	50	mA
P_d	Power dissipation		4000	mW
T_{opr}	Operating free-air temperature range		$0 \sim 70$	$^\circ\text{C}$
T_{stg}	Storage temperature range		$-55 \sim 150$	$^\circ\text{C}$
T_{sld}	Soldering temperature time		$260 \cdot 10$	$^\circ\text{C} \cdot \text{sec}$

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{SS}	Supply voltage	0	0	0	V
V_{IH}	High-level input voltage, all inputs	2.4		6.5	V
V_{IL}	Low-level input voltage, all inputs	-2		0.8	V

Note 1. All voltage values are with respect to V_{SS} .

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted) (Note 2)

Symbol	Parameter		Test conditions	Limits			Unit
				Min	Typ	Max	
V _{OH}	High-level output voltage		I _{OH} = −5mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage		I _{OL} = 4.2mA	0		0.4	V
I _{OZ}	Off-state output current		Q floating 0V ≤ V _{OUT} ≤ 5.5V	−10		10	μA
I _I	Input current		0V ≤ V _{IN} ≤ 6.5V, All other pins = 0V	−40		40	μA
I _{CC1} (AV)	Average supply current from V _{CC} , operating (Note3, 4)	MH6404AD1-15	RAS, CAS cycling t _{CR} = t _{CW} = min output open			180	mA
I _{CC2}	Supply current from V _{CC} , standby		RAS = V _{IH} output open			16	mA
I _{CC3} (AV)	Average supply current from V _{CC} , refreshing (Note 3)	MH6404AD1-15	RAS cycling CAS = V _{IH} t _{C(REF)} = min, output open			140	mA
I _{CC4} (AV)	Average supply current from V _{CC} , page mode (Note3, 4)	MH6404AD1-15	RAS = V _{IL} , CAS cycling t _{CPG} = min, output open			140	mA
I _{CC5} (AV)	Average supply current from V _{CC} , automatic refreshing (Note 3)	MH6404AD1-15	RAS = V _{IH} , REF cycling t _{C(REF)} = min, output open			140	mA
I _{CC6} (AV)	Average supply current from V _{CC} , self refreshing		RAS = V _{IH} , REF = V _{IL} output open			32	mA
C _I (A)	Input capacitance, address inputs		V _i = V _{SS} f = 1MHz V _i = 25mVrms			35	pF
C _I (D)	Input capacitance, data input					10	pF
C _I (W)	Input capacitance, write control input					40	pF
C _I (RAS)	Input capacitance, RAS input					50	pF
C _I (CAS)	Input capacitance, CAS input					50	pF
C _I (REF)	Input capacitance, REF input					50	pF
C _O	Output capacitance		V _O = V _{SS} , f = 1MHz, V _i = 25mVrms			15	pF

Note 2: Current flowing into an IC is positive; out is negative.

3: $I_{CC1(AV)}$, $I_{CC3(AV)}$, $I_{CC4(AV)}$ and $I_{CC5(AV)}$ are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: $I_{CC1(AV)}$ and $I_{CC4(AV)}$ are dependent on output loading. Specified values are obtained with the output open.

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)

($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted. See notes 5, 6 and 7)

Symbol	Parameter	Alternative Symbol	MH6404AD1-15		Unit
			Limits		
			Min	Max	
t _{CRF}	Refresh cycle time	t _{REF}		2	ms
t _{W(RASH)}	RAS high pulse width	t _{RP}	100		ns
t _{W(RASL)}	RAS low pulse width	t _{RAS}	150	10000	ns
t _{W(CASL)}	CAS low pulse width	t _{CAS}	75	∞	ns
t _{W(CASH)}	CAS high pulse width (Note 8)	t _{CPN}	35		ns
t _{h(RAS-CAS)}	CAS hold time after RAS	t _{CSH}	150		ns
t _{h(CAS-RAS)}	RAS hold time after CAS	t _{RSH}	75		ns
t _{d(CAS-RAS)}	Delay time, CAS to RAS (Note 9)	t _{CRP}	−20		ns
t _{d(RAS-CAS)}	Delay time, RAS to CAS (Note 10)	t _{RCD}	30	75	ns
t _{SU(RA-RAS)}	Row address setup time before RAS	t _{ASR}	0		ns
t _{SU(CA-CAS)}	Column address setup time before CAS	t _{ASC}	0		ns
t _{h(RAS-RA)}	Row address hold time after RAS	t _{RAH}	20		ns
t _{h(CAS-CA)}	Column address hold time after CAS	t _{CAH}	25		ns
t _{h(RAS-CA)}	Column address hold time after RAS	t _{AR}	95		ns
t _{THL}	Transition time	t _T	3	35	ns
t _{TLH}					

- Note 5: An initial pause of 500 μs is required after power-up followed by any eight RAS or RAS/CAS cycles before proper device operation is achieved.
 6: The switching characteristics are defined as $t_{THL} = t_{TLH} = 5\text{ns}$.
 7: Reference levels of input signals are $V_{IH\text{min}}$ and $V_{IL\text{max}}$. Reference levels for transition time are also between V_{IH} and V_{IL} .
 8: Except for page-mode.
 9: $t_d(CAS-RAS)$ requirement is only applicable for RAS/CAS cycles preceeded by a CAS only cycle (i.e., For systems where CAS has not been decoded with RAS.)
 10: Operation within the $t_d(RAS-CAS)$ max limit insures that $t_a(RAS)$ max can be met. $t_d(RAS-CAS)$ max is specified reference point only; if $t_d(RAS-CAS)$ is greater than the specified $t_d(RAS-CAS)$ max limit, then access time is controlled exclusively by $t_a(CAS)$.
 $t_d(RAS-CAS)\text{min} = t_h(RAS-RA)\text{min} + 2t_{THL}(t_{TLH}) + t_{SU(CA-CAS)}\text{min}$.

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise noted)

Read Cycle

Symbol	Parameter	Alternative Symbol	MH6404AD1-15		Unit
			Limits		
			Min	Max	
t _{CR}	Read cycle time	t _{RC}	260		ns
t _{SU (R-CAS)}	Read setup time before $\overline{\text{CAS}}$	t _{RCS}	0		ns
t _{H (CAS-R)}	Read hold time after $\overline{\text{CAS}}$ (Note 11)	t _{RCH}	0		ns
t _{H (RAS-R)}	Read hold time after $\overline{\text{RAS}}$ (Note 11)	t _{RRH}	20		ns
t _{DIS (CAS)}	Output disable time (Note 12)	t _{OFF}	0	40	ns
t _{a (CAS)}	$\overline{\text{CAS}}$ access time (Note 13)	t _{CAC}		75	ns
t _{a (RAS)}	$\overline{\text{RAS}}$ access time (Note 14)	t _{RAC}		150	ns

- Note 11: Either $t_h(RAS-R)$ or $t_h(CAS-R)$ must be satisfied for a read cycle.
 Note 12: $t_{DIS(CAS)}$ max defines the time at which the output achieves the open circuit condition and is not reference to V_{OH} or V_{OL} .
 Note 13: This is the value when $t_d(RAS-CAS) \geq t_d(RAS-CAS)\text{max}$. Test conditions: Load=2T TL, $C_L = 100\text{pF}$.
 Note 14: This is the value when $t_d(RAS-CAS) < t_d(RAS-CAS)\text{max}$. When $t_d(RAS-CAS) \geq t_d(RAS-CAS)\text{max}$, $t_a(RAS)$ will increase by the amount that $t_d(RAS-CAS)$ exceeds the value shown. Test conditions: Load=2T TL, $C_L = 100\text{pF}$.

Write Cycle

Symbol	Parameter	Alternative Symbol	MH6404AD1-15		Unit
			Limits		
			Min	Max	
t _{CW}	Write cycle time	t _{RC}	260		ns
t _{SU (W-CAS)}	Write setup time before $\overline{\text{CAS}}$ (Note 17)	t _{WCS}	— 5		ns
t _{H (CAS-W)}	Write hold time after $\overline{\text{CAS}}$	t _{WCH}	45		ns
t _{H (RAS-W)}	Write hold time after RAS	t _{WCR}	95		ns
t _{H (W-RAS)}	$\overline{\text{RAS}}$ hold time after write	t _{RWL}	45		ns
t _{H (W-CAS)}	$\overline{\text{CAS}}$ hold time after write	t _{CWL}	45		ns
t _{W (W)}	Write pulse width	t _{WP}	45		ns
t _{SU (D-CAS)}	Data-in setup time before $\overline{\text{CAS}}$	t _{DS}	0		ns
t _{H (CAS-D)}	Data-in hold time after $\overline{\text{CAS}}$	t _{DH}	45		ns
t _{H (RAS-D)}	Data-in hold time after RAS	t _{DHR}	95		ns

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative Symbol	MH6404AD1-15		Unit
			Limits		
			Min	Max	
t _{CRW}	Read-write cycle time (Note 15)	t _{RWC}	280		ns
t _{CRMW}	Read-modify-write cycle time (Note 16)	t _{RMWC}	310		ns
t _{h (W-RAS)}	RAS hold time after write	t _{RWL}	45		ns
t _{h (W-CAS)}	CAS hold time after write	t _{CWL}	45		ns
t _{w (W)}	Write pulse width	t _{WP}	45		ns
t _{su (R-CAS)}	Read setup time before \overline{CAS}	t _{RCS}	0		ns
t _{d (RAS-W)}	Delay time, RAS to write (Note 17)	t _{RWD}	120		ns
t _{d (CAS-W)}	Delay time, CAS to write (Note 17)	t _{CWD}	60		ns
t _{su (D-W)}	Data-in setup time before write	t _{DS}	0		ns
t _{h (W-D)}	Data-in hold time after write	t _{DH}	45		ns
t _{dis (CAS)}	Output disable time	t _{OFF}	0	40	ns
t _{a (CAS)}	CAS access time (Note 13)	t _{CAC}		75	ns
t _{a (RAS)}	RAS access time (Note 14)	t _{RAC}		150	ns

Note 15: t_{CRW} min is defined as $t_d(RAS-W) + t_h(W-RAS) + t_w(RASH) + 3t_{TLH}(t_{THL})$

16: t_{CRMW} min is defined as $t_{CRMW} \min = t_a(RAS)_{\max} + t_h(W-RAS) + t_w(RAS-H) + 3t_{TLH}(t_{THL})$

17: $t_{su}(W-CAS)$, $t_d(RAS-W)$, and $t_d(CAS-W)$ do not define the limits of operation, but are included as electrical characteristics only.

When $t_{su}(W-CAS) \geq t_{su}(W-CAS) \min$, an early-write cycle is performed, and the data output keeps the high-impedance state.

When $t_d(RAS-W) \geq t_d(RAS-W) \min$ and $t_d(CAS-W) \geq t_{su}(W-CAS) \min$ a read-write cycle is performed, and the data of the selected address will be read out on the data output.

For all conditions other than those described above, the condition of data output (at access time and until \overline{CAS} goes back to V_{IH}) is not defined.

Page-Mode Cycle

Symbol	Parameter	Alternative Symbol	MH6404AD1-15		Unit
			Limits		
			Min	Max	
t _{C PGR}	Page-mode read cycle time	t _{PC}	145		ns
t _{C PGW}	Page-Mode write cycle time	t _{PC}	145		ns
t _{C PGRW}	Page-Mode read-write cycle time	—	180		ns
t _{C PGRMW}	Page-Mode read-modify-write cycle time	—	195		ns
t _{w (CASH)}	CAS high pulse width	t _{CP}	60		ns

Automatic Refresh Cycle

Symbol	Parameter	Alternative Symbol	MH6404AD1-15		Unit
			Limits		
			Min	Max	
t _C (REF)	Automatic Refresh cycle time	t _{FC}	260		ns
t _d (RAS-REF)	Delay time, $\overline{\text{RAS}}$ to REF	t _{RFD}	100		ns
t _w (REFL)	REF low pulse width	t _{FP}	60	8000	ns
t _w (REFH)	REF high pulse width	t _{FI}	30		ns
t _d (REF-RAS)	Delay time, REF to $\overline{\text{RAS}}$	t _{FSR}	30		ns
t _{su} (REF-RAS)	REF pulse setup time before $\overline{\text{RAS}}$	t _{FRD}	295		ns


Self-Refresh Cycle

Symbol	Parameter	Alternative Symbol	MH6404AD1-15		Unit
			Limits		
			Min	Max	
t _d (RAS-REF)	Delay time, <u>RAS</u> to REF	t _{RFD}	90		ns
t _w (REFL)	REF low pulse width	t _{FBP}	8000	∞	ns
t _d (REF-RAS)	Delay time, REF to <u>RAS</u>	t _{FBR}	310		ns


262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

TIMING DIAGRAMS (Note 18)


Read Cycle (Note 19)



Write Cycle (Early Write) (Note 19)



Read-Write and Read-Modify-Write Cycles (Note 19)




Timing diagram for RAS and A0~A7 signals. The RAS signal is shown as a pulse with parameters t_{0R} , $t_{w(RASL)}$, $t_{h(RAS-RA)}$, and $t_{w(RASH)}$. The A0~A7 signal is shown as a bus with parameters $t_{su(RA-RAS)}$ and ROW ADDRESS. The Q signal is shown as a bus with parameters V_{OH} , V_{OL} , and a HIGH IMPEDANCE STATE.

The center-line indicates the high-impedance state


20. $\overline{\text{CAS}} = \overline{\text{REF}} = V_{IH}$, $\overline{\text{W}}$, D = don't care.
A₇ may be V_{IH} or V_{IL} .

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

Page-Mode Read Cycle (Note 19)




Page-Mode Write Cycle (Note 19)




262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM


Automatic Pulse Refresh Cycle (Multiple Pulse) (Note 21)



Automatic Pulse Refresh Cycle (Single Pulse) (Note 21)




Self-Refresh Cycle (Note 21)




(Note 21) $\overline{\text{CAS}}$, Addresses, D and W are don't care.

Hidden Automatic Pulse Refresh Cycle



262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

Hidden Self-Refresh Cycle (Note 22)



Note 22: If the pin 1 (REF) function is not used, pin 1 may be left open (not connect).

Hidden Refresh Cycle (Note 19)

