

262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

### DESCRIPTION

The MH6404AD1 is 65 536-word x 4 bit dynamic RAM and consists of four industry standard 64 K x 1 dynamic RAMs in leadless chip carrier.

The mounting of leadless chip carriers on a ceramic single in-line package provides any application where high densities and large quantities of memory are required.

# FEATURES

#### • High speed


Type name	Access time	Cycle time	Power dissipation
	(max)	(min)	(typ)
	(ns)	(ns)	(mW)
MH6404AD1-15	150	260	600

- Utilizes industry standard 64K RAMs in leadless chip carriers
- 22 pin Single In-line Package
- Single +5V (±10%) supply operation
- Low operating power dissipation:

MH6404AD1-15 990mW(max)


- All inputs are directly TTL compatible
- All outputs are three-state and directly TTL compatible
- Includes  $(0.22\mu F \times 2)$  decoupling capacitors
- 128 refresh cycles (every 2ms) A<sub>7</sub> Pin is not need for refresh
- Pin 1 controls automatic-and self-refresh mode





### APPLICATION

- Main memory unit for computers
- Refresh memory for CRT





# FUNCTION

The MH6404AD1 provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

 Table 1 Input conditions for each mode

			:	Inputs			-	Output		
Operation	RAS	CAS	w	D	Row address	Column address	REF	Q	Refresh	Remarks
Read	ACT	ACT	NAC	DNC	APD	APD	NAC	VLD	YES	Page mode
Write	ACT	ACT	ACT	VLD	APD	APD	NAC	OPN	YES	identical
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	NAC	VLD	YES	]
RAS-only refresh	ACT	NAC	DNC	DNC	APD	DNC	NAC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	APD	DNC	NAC	VLD	YES	
Automatic refresh	NAC	DNC	DNC	DNC	DNC	DNC	ACT	OPN	YES	
Self refresh	NAC	DNC	DNC	DNC	DNC	DNC	ACT	OPN	YES	
Hidden automatic refresh	NAC	ACT	DNC	DNC	DNC	DNC	ACT	VLD	YES	
Hidden self refresh	NAC	ACT	DNC	DNC	DNC	DNC	ACT	VLD	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	NAC	OPN	NO	

Note: ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, APD : applied, OPN : open.

### SUMMARY OF OPERATIONS Addressing

To select 4 of the 262144 memory cells in the MH6404AD1 the 16-bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse (RAS) latches the 8 row-address bits; next, the negative-going edge of the column-address-strobe pulse (CAS) latches the 8 column-address bits. Timing of the RAS and CAS clocks can be selected by either of the following two methods:

- The delay time from RAS to CAS t<sub>d(RAS-CAS)</sub> is set between the minimum and maximum values of the limits. In this case, the internal CAS control signals are inhibited almost until t<sub>d(RAS-CAS)</sub> max ('gated CAS' operation). The external CAS signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
- 2. The delay time  $t_{d(RAS-CAS)}$  is set larger than the maximum value of the limits. In this case the internal inhibition of  $\overline{CAS}$  has already been released, so that the internal  $\overline{CAS}$  control signals are controlled by the externally applied  $\overline{CAS}$ , which also controls the access time.

#### Data Input

Date to be written into a selected cell is strobed by the later of the two negative transitions of  $\overline{W}$  input and  $\overline{CAS}$  input. Thus when the  $\overline{W}$  input makes its negative transition prior to  $\overline{CAS}$  input (early write), the data input is storobed by  $\overline{CAS}$ , and the negative transition of  $\overline{CAS}$  is set as the reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the  $\overline{W}$  input makes its negative transition after  $\overline{CAS}$ , the  $\overline{W}$  negative transition is set as the reference point for set-up and hold times.

#### **Data Output Control**

The outputs of the MH6404AD1 are in the high-impedance state when  $\overline{CAS}$  is high. When the are memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the outputs entered the active condition, this condition will be maintained until  $\overline{CAS}$  goes high, irrespective of the condition of  $\overline{RAS}$ .

The outputs will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the MH6404AD1, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the CAS pulse in a read cycle, offer capabilities for a number of applications, as follows.

#### 1. Common I/O Operation

If all write operations are performed in the early-write mode, inputs and outputs can be connected directly to give a common I/O data bus.

#### 2. Data Output Hold

The data outputs can be held between read cycles, without lenghening the cycle time. This enebles extremely flexible clock-timing settings for RAS and CAS.



## 262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

#### 3. Two Methods of Chip Selection

Since the output is not latched,  $\overline{CAS}$  is not required to keep the outputs of selected chips in the matrix in a highimpedance state. This means that  $\overline{CAS}$  and/or  $\overline{RAS}$  can both be decoded for chip selection.

#### 4. Extended-Page Boundary

By decoding  $\overline{CAS}$ , the page boundary can be extended beyond the 256 column locations in a single chip. In this case,  $\overline{RAS}$  must be applied to all devices.

#### **Page-Mode Operation**

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of  $\overline{RAS}$ , because once the row address has been strobed,  $\overline{RAS}$  is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

#### Refresh

Each of the 128 rows ( $A_0 \sim A_6$ ) of the MH6404AD1 must be refreshed every 2 ms to maintain data. The methods of refreshing for the MH6404AD1 are as follows.

#### 1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ( $\overline{RAS}$ ) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

#### 2. RAS Only Refresh

A  $\overline{RAS}$ -only refresh cycle is the recommended technique for most applications to provide for data retention. A  $\overline{RAS}$ -only refresh cycle maintains the outputs in the high-impedance state with a typical power reduction of 20% over a read or write cycle.

#### 3. Automatic Refresh

Pin1 (REF) has two special functions. The MH6404AD1 has a refresh address counter, refresh address multiplexer and refresh timer for these operations. Automatic refresh is initiated by bringing  $\overline{\text{REF}}$  low after  $\overline{\text{RAS}}$  has precharged and is used during standard operation just like  $\overline{\text{RAS}}$ -only refresh, except that sequential row addresses from an external counter are no longer necessary.

At the end of automatic refresh cycle, the internal refresh address counter will be automatically incremented. The output state of the refresh address counter is initiated by some eight  $\overline{\text{REF}}$ ,  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycle after power is applied. Therefore, a special operation is not necessary to initiate it.

 $\overline{RAS}$  must remain inactive during  $\overline{REF}$  activated cycles. Likewise,  $\overline{REF}$  must remain inactive during  $\overline{RAS}$  generated cycle.

#### 4. Self-Refresh

The other function of pin 1 ( $\overline{\text{REF}}$ ) is self-refresh. Timing for self-refresh is quite similar to that for automatic refresh. As long as  $\overline{\text{RAS}}$  remains high and  $\overline{\text{REF}}$  remains low, the MH6404AD1 will refresh itself. This internal sequence repeats a synchronously every 12 to 16  $\mu$ s. After 2 ms, the on-chip refresh address counter has advanced through all the row addresses and refreshed the entire memory. Self-refresh is primarily intended for trouble free powerdown operation.

For example, when battery backup is used to maintained data integrity in the memory.  $\overrightarrow{\text{REF}}$  may be used to place the device in the self-refresh mode with no external timing signals necessary to keep the information alive.

In summary, the pin 1 (REF) refresh function gives the user a feature that if free, save him hardware on the board, and in fact, will simplify his battery backup procedures, increase his battery life, and save him overall cost while giving him improved system performance.

There is an internal pullup resister ( $\approx$ 800K $\Omega$ ) on pin 1, so if the pin 1 (REF) function is not used, pin 1 may be left open (not connect) without affecting the normal operations.

#### 5. Hidden Refresh

A features of the MH6404AD1 is that refresh cycle may be performed while maintaining valid data at the output pins by extending the  $\overline{CAS}$  active time from a previous memory read cycle. This feature is refered to as hidden refresh.

Hidden refresh is performed by holding  $\overline{CAS}$  at V<sub>IL</sub> and taking  $\overline{RAS}$  high and after a specified precharge period, executing a  $\overline{RAS}$ -only cycling, automatic refresh and self-refresh, but with  $\overline{CAS}$  held low.

The advantage of this refresh mode is that data can be held valid at the output data ports indefinitely by leaving the  $\overline{CAS}$  asserted. In many applications this eliminates the need for off-chip latches.

#### **Power Dissipation**

Most of the circuitry in the MH6404AD1 is dynamic, and most of the power is dissipated when addresses are strobed. Both  $\overrightarrow{RAS}$  and  $\overrightarrow{CAS}$  are decoded and applied to the MH6404AD1 as chip-select in the memory system, but if  $\overrightarrow{RAS}$  is decoded, all unselected devices go into stand-by independent of the  $\overrightarrow{CAS}$  condition, minimizing system power dissipation.

#### **Power Supplies**

The MH6404AD1 operates on a single 5V power supply.

A wait of some  $500\mu$ s and eight or more dummy cycle is necessary after power is applied to the device before memory operation is achieved.



# MH6404AD1-15

# 262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

# ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage		-1~7	V
Vt	Input voltage	With respect to VSS	-1~7	V
Vo	Output voltage		-1~7	V
10	Output current		50	mA
Pd	Power dissipation	Ta=25 ℃	4000	mW
Topr	Operating free-air temperature range		0~70	r
Tstg	Storage temperature range		-55~150	r
Tsld	Soldering temperature time		260 · 10	℃·sec

## RECOMMENDED OPERATING CONDITIONS (Ta=0~70 °C, unless otherwise noted) (Note 1)

Symbol	Parameter		Limits			
Symbol	Parameter	Min	Nom	Max	Unit	
Vcc	Supply voltage	4.5	5	5.5	V	
V <sub>SS</sub>	Supply voltage	0	0	0	V	
VIH	High-level input voltage, all inputs	2.4		6.5	V	
VIL	Low-level input voltage, all inputs	-2		0.8	V	

Note 1. All voltage values are with respect to Vss

## ELECTRICAL CHARACTERISTICS ( $T_a = 0 \sim 70 \degree$ , $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ , unless otherwise noted) (Note 2)

Symbol	Parameter		Test conditions		Limits		Unit
Symbol	i di di lictori			Min	Typ	Max	Ont
V <sub>OH</sub>	High-level output voltage		I <sub>OH</sub> =-5mA	2.4		Vcc	V
VOL	Low-level output voltage		I <sub>OL</sub> =4.2mA	0		0.4	V
loz	Off-state output current		Q floating 0V≦V <sub>OUT</sub> ≦5.5V	-10		10	μA
lj –	Input current	· · · · · · · · · · · · · · · · · · ·	$0V \le V_{IN} \le 6.5V$ , All other pins $= 0V$	-40		40	μA
I <sub>CC1 (AV)</sub>	Average supply current from VCC, operating (Note3, 4)	MH6404AD1-15	RAS, CAS cycling t <sub>CR</sub> =t <sub>CW</sub> = min output open			180	mA
1 CC2	Supply current from VCC, stand	by	RAS=VIH output open			16	mA
I CC3(AV)	Average supply current from $V_{CC}$ , refreshing (Note 3)	MH6404AD1-15	$\overrightarrow{RAS} \text{ cycling } \overrightarrow{CAS} = V_{IH}$ t C ( $\overrightarrow{REF}$ ) = min, output open			140	mA
CC4 (AV)	Average supply current from VCC, page mode (Note3, 4)	MH6404AD1-15	$\overline{RAS} = V_{IL}, \overline{CAS}$ cycling t $_{CPG} = min$ , output open			140	mA
CC5 (AV)	Average supply current from VCC, automatic refreshing (Note 3)	MH6404AD1-15	$\overline{RAS} = V_{IH}$ , $\overline{REF}$ cycling t C(REF) = min, output open			140	mA
CC6 (AV)	Average supply current from Vcc	, self refreshing	$\overline{RAS} = V_{IH}, \overline{REF} = V_{IL}$ output open			32	mA
C <sub>I (A)</sub>	Input capacitance, address input	s	-			35	pF
C <sub>I (D)</sub>	Input capacitance, data input					10	pF
C <sub>I (W)</sub>	Input capacitance, write control	nput	VI=VSS			40	pF
CI (RAS)	Input capacitance, RAS input		f=1MHz Vi=25mVrms			50	pF
CI (CAS)	Input capacitance, CAS input		-,			50	pF
CI (REF)	Input capacitance, REF input					50	pF
Co	Output capacitance		$V_0 = V_{SS}$ , f = 1MHz, $V_i = 25 \text{mVrms}$			15	pF

Note 2: Current flowing into an IC is positive; out is negative. 3: ICC1(AV), ICC3(AV), ICC4(AV) and ICC5(AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: ICC1(AV) and ICC4(AV) are dependent on output loading. Specified values are obtained with the output open.



# 262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

### TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)

( $T_a = 0 \sim 70^{\circ}C$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted. See notes 5.6 and 7)

			MH6404	AD1-15		
Symbol	Parameter	Alternative Symbol	Li	Limits		
		Symbol	Min	Max		
t <sub>CRF</sub>	Refresh cycle time	t <sub>REF</sub>		2	ms	
tw(RASH)	RAS high pulse width	t <sub>RP</sub>	100		ns	
tw(RASL)	RAS low pulse width	tRAS	150	10000	ns	
tw(CASL)	CAS low pulse width	t <sub>CAS</sub>	75	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	ns	
t w (CASH)	CAS high pulse width (Note 8	) t <sub>CPN</sub>	35		ns	
t <sub>h</sub> (RAS-CAS)	CAS hold time after RAS	t <sub>CSH</sub>	150		ns	
t <sub>h(CAS-RAS)</sub>	RAS hold time after CAS	t <sub>RSH</sub>	75		ns	
td (CAS RAS)	Delay time, CAS to RAS (Note 9	t CRP	- 20		ns	
td (RAS-CAS)	Delay time, RAS to CAS (Note 10	t <sub>RCD</sub>	30	75	ns	
t su(RA-RAS)	Row address setup time before RAS	t <sub>ASR</sub>	0		ns	
t su(CA-CAS)	Column address setup time before CAS	t ASC	0		ns	
t <sub>h</sub> (RAS-RA)	Row address hold time after RAS	t <sub>RAH</sub>	20		ns	
t <sub>n</sub> (CAS-CA)	Column address hold time after CAS	t <sub>CAH</sub>	25		ns	
t <sub>n(RAS-CA)</sub>	Column address hold time after RAS	t <sub>AR</sub>	95		ns	
t <sub>THL</sub>	Transition time		2	25		
t <sub>TLH</sub>	transmont time	t <sub>T</sub>	3	35	ns	

Note 5: An initial pause of 500 µs is required after power-up followed by any eight RAS or RAS/CAS cycles before proper device operation is achieved.

6: The switching characteristics are defined as  $t_{THL} = t_{TLH} = 5$  ns.

7: Reference levels of input signals are VIH min and VIL max. Reference levels for transition time are also between VIH and VIL.

Except for page-mode.
 Except for page-mode.
 Ed (one page) requirement is only applicable for RAS/CAS cycles preceded b

9: td (CAS-RAS) requirement is only applicable for RAS/CAS cycles preceded by a CAS only cycle (i.e., For systems where CAS has not been decoded with RAS.)
 10: Operation within the td (RAS-CAS) max limit insures that ta (RAS) max can be met. td (RAS-CAS) max is specified reference point only; if td (RAS-CAS) is greater than the specified td (RAS-CAS) max limit, then access time is controlled exclusively by ta (CAS).
 td (RAS-CAS) min = th (RAS-RAS)min + 2t THL(tTH) + tSU (CA-CAS)min.

# SWITCHING CHARACTERISTICS ( $\tau_a$ =0 $\sim$ 70°C , $v_{CC}$ =5V $\pm$ 10% , $v_{SS}$ =0V , unless otherwise noted) Read Cycle

Symbol Parameter	1			N		
	Parameter		Alternative		Unit	
	Symbol	Symbol	Min	Max		
t <sub>CR</sub>	Read cycle time		t <sub>RC</sub>	260		ns
tsu(R-CAS)	Read setup time before CAS		t <sub>RCS</sub>	0		ns
th(CAS-R)	Read hold time after CAS	(Note 11)	t <sub>RCH</sub>	0		ns
th (RAS-R)	Read hold time after RAS	(Note 11)	t <sub>RRH</sub>	20		ns
tdis (CAS)	Output disable time	(Note 12)	t OFF	0	40	ns
ta (CAS)	CAS access time	(Note 13)	t CAC		75	ns
ta (RAS)	RAS access time	(Note 14)	t RAC		150	ns

Note 11: Either th (RAS-R) or th (CAS-R) must be satisfied for a read cycle.

Note 12: tdis (CAS) max defines the time at which the output achieves the open circuit condition and is not reference to VOH or VOL

Note 13: This is the value when  $t_d(RAS-CAS) \ge t_d(RAS-CAS)max$ . Test conditions; Load=2T TL, CL=100pF

Note 14: This is the value when td(RAS-CAS) < td(RAS-CAS) max. When  $td(RAS-CAS) \ge td(RAS-CAS)$  max, ta(RAS) will increase by the amount that td(RAS-CAS) exceeds the value shown. Test conditions;Load=2T TL,  $C_L=100$ pF

#### Write Cycle

		I	MH6404	AD1-15		
Symbol	Parameter	Alternative	Lir	Limits		
		Symbol	Min	Max		
tcw	Write cycle time	t <sub>RC</sub>	260		ns	
tsu(w-CAS)	Write setup time before CAS (Note 17)	twcs	-5		ns	
th (CAS-W)	Write hold time after CAS	t wch	45		ns	
th (RAS-W)	Write hold time after RAS	t wCR	95		ns	
th(w-RAS)	RAS hold time after write	t <sub>RWL</sub>	45		ns	
th (w-CAS)	CAS hold time after write	t <sub>CWL</sub>	45		ns	
tw(w)	Write pulse width	twp	45		ns	
tsu (D-CAS)	Data-in setup time before CAS	t <sub>DS</sub>	0		ns	
th (CAS-D)	Data in hold time after CAS	t <sub>DH</sub>	45		ns	
th (RAS-D)	Data in hold time after RAS	t <sub>DHR</sub>	95		ns	



# 262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

### **Read-Write and Read-Modify-Write Cycles**

				MH6	MH6404AD1-15	
Symbol	Parameter		Alternative	Limits	Limits	Unit
			Symbol	Min	Max	
t <sub>CRW</sub>	Read write cycle time	(Note 15)	t <sub>RWC</sub>	280		ns
tormw	Read-modify-write cycle time	(Note 16)	t <sub>RMWC</sub>	310		ns
th (w-RAS)	RAS hold time after write		t <sub>RWL</sub>	45		ns
th (w-CAS)	CAS hold time after write		t <sub>cwL</sub>	45		ns
tw(w)	Write pulse width		twp	45		ns
tsu (R-CAS)	Read setup time before CAS		t <sub>RCS</sub>	0		ns
td (RAS-W)	Delay time, RAS to write	(Note 17)	t <sub>RWD</sub>	120		ns
td (CAS-W)	Delay time, CAS to write	(Note 17)	t <sub>cwD</sub>	60		ns
tsu(D-w)	Data-in setup time before write		t <sub>DS</sub>	0		ns
th (w-D)	Data-in hold time after write		t <sub>DH</sub>	45		ns
tdis (CAS)	Output disable time		t OFF	0	40	ns
ta (CAS)	CAS access time	(Note 13)	t <sub>CAC</sub>		75	ns
ta (RAS)	RAS access time	(Note 14)	t RAC		150	ns

Note 15:  $t_{C\,RW}$  min is defined as  $t_{C\,RW}$  min =  $t_{d\,(RAS-W)} + t_{h\,(W-RAS)} + t_{w\,(RASH)} + 3t_{TLH(t_{THL})}$ 

16:  $t_{CRMW}$  min is defined as  $t_{CRMW}$  min =  $t_{a (RAS)}$  max +  $t_{h (W-RAS)}$  +  $t_{W (RAS-H)}$  +  $3t_{TLH(t_{THL})}$ 

17: tsu (w-CAS), td (RAS-w), and td (CAS-w) do not define the limits of operation, but are included as electrical characteristics only. When tsu (w-CAS)≥tsu (w-CAS) min, an early-write cycle is performed, and the data output keeps the high-impedance state. When td (RAS-w)≥td(RAS-w)min and td (CAS-w)≥tsu (w-CAS) min a read-write cycle is performed, and the data of the selected address will be read out on the data output.

For all conditions other than those described above, the condition of data output (at access time and until CAS goes back to VIH) is not defined.

## Page-Mode Cycle

Symbol			MI		
	Parameter	Alternative	Limits		Unit
		Symbol	Min	Max	
t <sub>c PGR</sub>	Page-mode read cycle time	t <sub>PC</sub>	145		ns
t <sub>c PGW</sub>	Page-Mode write cycle time	t <sub>PC</sub>	145		ns
t <sub>C PGRW</sub>	Page-Mode read-write cycle time	_	180		ns
t <sub>c pgrmw</sub>	Page-Mode read-modify-write cycle time	-	195		ns
tw (CASH)	CAS high pulse width	t <sub>CP</sub>	60	1.	ns

## **Automatic Refresh Cycle**


			MH64	04AD1-15	
Symbol	Parameter	Alternative		Limits	Unit
		Symbol	Min	Max	
tc (REF)	Automatic Refresh cycle time	t <sub>FC</sub>	260		ns
td (RAS-REF)	Delay time, RAS to REF	t <sub>RFD</sub>	100		ns
tw(REFL)	REF low pulse width	t <sub>FP</sub>	60	8000	ns
tw(REFH)	REF high pulse width	t <sub>FI</sub>	30		ns
td (REF-RAS)	Delay time, REF to RAS	t <sub>FSR</sub>	30		ns
tsu (REF-RAS)	REF pulse setup time before RAS	t <sub>FRD</sub>	295		ns

#### Self-Refresh Cycle

		MH6404AD1-15		AD1-15		
Symbol		Alternative	Lin	iits	Unit	
		Symbol	Min	Max		
td (RAS-REF)	Delay time, RAS to REF	t <sub>RFD</sub>	90		ns	
tw(REFL)	REF low pulse width	t <sub>FBP</sub>	8000	× .	ns	
td (REF-RAS)	Delay time, REF to RAS	t <sub>FBR</sub>	310	· · · · · · · · · · · · · · · · · · ·	ns	



# 262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM






MITSUBISHI LSIs


MH6404AD1-15

# 262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM



Read-Write and Read-Modify-Write Cycles (Note 19)


## RAS-Only Refresh Cycle (Note 20)






# 262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

## Page-Mode Read Cycle (Note 19)




#### Page-Mode Write Cycle (Note 19)






# 262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

Automatic Pulse Refresh Cycle (Multiple Pulse) (Note 21)





# 262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM



#### Hidden Self-Refresh Cycle (Note 22)

Note 22: If the pin 1 (REF) function is not used, pin 1 may be left open (not connect),

