**MITSUBISHI LSIs** 

MH6404AND1-15

## 262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

## DESCRIPTION

The MH6404AND1 is 65 536-word x 4 bit dynamic RAM and consists of four industry standard 64K x 1 dynamic RAMs in leadless chip carrier.

uu K

The mounting of leadless chip carriers on a ceramic single in-line package provides any application where high densities and large quantities of memory are required.

## FEATURES

#### High speed

Type name	Access time	Cycle time	Power dissipation
	(max)	(min)	(typ)
	(ns)	(ns)	(mW)
MH6404AND1-15	150	260	600

- Utilizes industry standard 64K RAMs in leadless chip carriers
- 22 pin Single In-line Package
- Single +5V (±10%) supply operation
- Low stand by power dissipation . . . . . . . . 88 mW (max)
- Low operating power dissipation:
  - MH6404AND1-15 990mW (max)
- All inputs are directly TTL compatible
- All outputs are three-state and directly TTL compatible
- Includes (0.22µF x 2) decoupling capacitors
- 128 refresh cycles (every 2ms) A<sub>7</sub> Pin is not need for refresh



### APPLICATION

- Main memory unit for computers
- Refresh memory for CRT





### FUNCTION

The MH6404AND1 provides, in addition to normal read, write, and read-modify-write operations a number of other functions, e.g., page mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

#### Table 1 Input conditions for each mode

		Inputs					Output		
Operation	RAS	CAS	w	D	Row address	Column address	Q	Refresh	Remarks
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	Page mode
Write	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	identical
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
RAS-only refresh	ACT	NAC	DNC	DNĊ	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	APD	DNC	VLD	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note ACT active, NAC nonactive, DNC don't care, VLD valid, APD applied, OPN open

# SUMMARY OR OPERATIONS Addressing

To select 4 of the 262144 memory cells in the MH6404AND1 the 16-bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externaly-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ( $\overline{RAS}$ ) latches the 8 row-address bits; next, the negative-going edge of the column-address-strobe pulse ( $\overline{CAS}$ ) latches the 8 column-address bits. Timing of the  $\overline{RAS}$  and  $\overline{CAS}$  clocks can be selected by either of the following two methods:

- 1. The delay time from RAS to CAS  $t_{d(RAS-CAS)}$  is set between the minimum and maximum values of the limits. In this case, the internal CAS control signals are inhibited almost until  $t_{d(RAS-CAS)max}$  ('gated CAS' operation). The external CAS signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
- 2. The delay time  $t_{d(RAS-CAS)}$  is set larger than the maximum value of the limits. In this case the internal inhibition of CAS has already been released, so that the internal CAS control signals are controlled by the externally applied CAS, which also controls the access time.

#### Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions of  $\overline{W}$  input and  $\overline{CAS}$  input. Thus when the  $\overline{W}$  input makes its negative transition prior to  $\overline{CAS}$  input (early write), the data input is strobed by  $\overline{CAS}$ , and the negative transition of  $\overline{CAS}$  is set as the reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the  $\overline{W}$  input makes its negative transition after  $\overline{CAS}$ , the  $\overline{W}$  negative transition is set as the reference point for set-up and hold times.

#### Data Output Control

The outputs of the MH6404AND1 is in the high-impedance state when  $\overline{CAS}$  is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the date output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until  $\overline{CAS}$  goes high, irrespective of the condition of  $\overline{RAS}$ .

The outputs will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the MH6404AND1, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the CAS pulse in a read cycle, offer capabilities for a number of applications, as follows.

#### 1. Common I/O Operation

If all write operations are performed in the early-write mode, inputs and outputs can be connected directly to give a common I/O data bus.

#### 2. Data Output Hold

The data outputs can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for  $\overline{RAS}$  and  $\overline{CAS}$ .



#### 3. Two Methods of Chip Selection

Since the output is not latched,  $\overline{CAS}$  is not required to keep the outputs of selected chips in the matrix in a highimpedance state. This means that  $\overline{CAS}$  and/or  $\overline{RAS}$  can both be decoded for chip selection.

#### 4. Extended-Page Boundary

By decoding  $\overline{CAS}$ , the page boundary can be extended beyond the 256 column locations in a single chip. In this case,  $\overline{RAS}$  must be applied to all devices.

#### **Page-Mode Operation**

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of  $\overline{RAS}$ , because once the row address has been strobed,  $\overline{RAS}$  is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

#### Refresh

Each of the 128 rows  $(A_0 \sim A_6)$  of the MH6404AND1 must be refreshed every 2 ms to maintain data. The methods of refreshing for the MH6404AND1 are as follows.

#### 1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order ( $\overline{RAS}$ ) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "write-OR" outputs since output bus contention will occur.

#### 2. RAS Only Refresh

A RAS-only refresh cycle is the recommended technique for most applications to provide for data retention. A RAS-only refresh cycle maintains the outputs in the high-impedance state with a typical power reduction of 20% over a read or write cycle.

#### 3. Hidden Refresh

A features of the MH6404AND1 is that refresh cycles may be performed while maintaining valid data at the output pin by extending the  $\overline{CAS}$  active time from a previous memory read cycle. This feature is refered to as hidden refresh.

Hidden refresh is performed by holding  $\overline{CAS}$  at V<sub>IL</sub> and taking  $\overline{RAS}$  high and after a specified precharge period. executing a  $\overline{RAS}$ -only cycling, but with  $\overline{CAS}$  held low.

The advantage of this refresh mode is that data can be held valid at the output data ports indefinitely by leaving the CAS asserted. In may applications this eliminates the need for off-chiip latches.

#### **Power Dissipation**

Most of the circuitry in the MH6404AND1 is dynamic, and most of the power is dissipated when addresses are strobed. Both  $\overline{RAS}$  and  $\overline{CAS}$  are decoded and applied to the MH6404AND1 as chip-select in the memory system, but if  $\overline{RAS}$  is decoded, all unselected devices go into stand-by independent of the  $\overline{CAS}$  condition, minimizing system power dissipation.

#### **Power Supplies**

The MH6404AND1 operates on a single 5V power supply.

A wait of some  $500\mu$ s and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.



### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage		-1~7	V
VI	Input voltage	With respect to VSS	-1~7	V
Vo	Output voltage	1	-1~7	V
10	Output current		50	mA
Pd	Power dissipation	T <sub>a</sub> =25 °C	4000	mW
Topr	Operating free-air temperature range		0~70	ĉ
Tstg	Storage temperature range		-55~150	r
Tsld	Soldering temperature time		260 · 10	℃·sec

## **RECOMMENDED OPERATING CONDITIONS** ( $Ta = 0 \sim 70 \, \degree$ , unless otherwise noted) (Note 1)

Symbol	D		Limits			
	Parameter	Min	Nom	Max	Unit	
Vcc	Supply voltage	4.5	5	5.5	V	
V <sub>SS</sub>	Supply voltage	0	0	0	V	
VIH .	High-level input voltage, all inputs	2.4		6.5	V	
VIL	Low-level input voltage, all inputs	-2		0.8	V	

Note 1. All voltage values are with respect to Vss

#### **ELECTRICAL CHARACTERISTICS** ( $T_a = 0 \sim 70$ °C, $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ , unless otherwise noted) (Note 2)

	Parameter		Test and William	Limits			11-14
Symbol	i di all'interen		lest conditions	Min	Тур	Max	Unit
V <sub>OH</sub>	High-level output voltage		I <sub>OH</sub> =-5mA	2.4		Vcc	V
VOL	Low-level output voltage		I <sub>OL</sub> =4.2mA	0		0.4	V
loz	Off-state output current		Qfloating $0V \leq V_{OUT} \leq 5.5V$	-10		10	μA
11	Input current		$0V \leq V_{IN} \leq 6.5V$ , All other pins = $0V$	-40		40	μA
1001(110	Average supply current from	MH6404AND1-15	RAS, CAS cycling			190	m۸
CC1(AV)	Vcc, operating (Note3, 4)	WIN0404AND1-15	$t_{CR} = t_{CW} = min$ , output open			180	mA
1 CC2	Supply current from Vcc, standby		RAS = VIH output open			16	mA
1	Average supply current from	erage supply current from C, refreshing (Note 3) MH6404AND1-15	$\overline{RAS}$ cycling, $\overline{CAS} = V_{IH}$			140	m۸
CC3(AV)	V <sub>CC</sub> , refreshing (Note 3)			$t_{C(\overline{REF})} = min$ , output open			140
1	Average supply current from		RAS=VIL, CAS cycling			140	m۸
CC4(AV)	V <sub>CC</sub> , page mode (Note3, 4)	WIN0404AND1-13	t <sub>CPG</sub> = min, output open			140	
C1 (A)	Input capacitance, address input	ts				35	pF
C <sub>I (D)</sub>	Input capacitance, data input					10	pF
C <sub>1 (W)</sub>	Input capacitance, write control	input	VI-VSS			40	pF
CI (RAS)	Input capacitance, RAS input		V = 100 HZ V = 25 mV rms			50	pF
CI (CAS)	Input capacitance, CAS input					50	pF
Co	Output capacitance		$V_0 = V_{SS}$ , f=1MHz, $V_i = 25$ mVrms			15	pF

Note 2: Current flowing into an IC is positive; out is negative

3: ICC1(AV), ICC3(AV) and ICC4(AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: ICC1(AV) and ICC4(AV) are dependent on output loading. Specified values are obtained with the output open.



### TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)

(  $Ta=0\sim70^{\circ}C$  ,  $V_{CC}{=}\,5V\pm10\%,~V_{SS}{=}0V,$  unless otherwise noted, See notes 5.6 and 7)

			MH6404		
Symbol	.Parameter	Alternative	Li	mits	Unit
		Sympol	Min	Max	
t <sub>CRF</sub>	Refresh cycle time	t <sub>REF</sub>	1	2	ms
tw(RASH)	RAS high pulse width	t <sub>RP</sub>	100		ns
tw(RASL)	RAS low pulse width	t <sub>RAS</sub>	150	1000	ns
tw(CASL)	CAS low pulse width	t <sub>CAS</sub>	75	∞ ,	ns
tw(CASH)	CAS high pulse width (Note 8)	t <sub>CPN</sub>	35		ns
t <sub>h</sub> (RAS-CAS)	CAS hold time after RAS	t <sub>CSH</sub>	150		ns
t n (CAS-RAS)	RAS hold time after CAS	t <sub>RSH</sub>	75		ns
td (CAS RAS)	Delay time, CAS to RAS (Note 9)	t <sub>CRP</sub>	- 20		ns
td(RAS-CAS)	Delay time, RAS to CAS (Note 10)	t <sub>RCD</sub>	30	75	ns
t su(RA-RAS)	Row address setup time before RAS	t <sub>ASR</sub>	0		ns
t su(CA-CAS)	Column address setup time before CAS	t ASC	0		ns
t <sub>h(RAS-RA)</sub>	Row address hold time after RAS	t <sub>RAH</sub>	20		ns
t <sub>h(CAS-CA)</sub>	Column address hold time after CAS	t <sub>CAH</sub>	25		ns
t <sub>h</sub> (RAS-CA)	Column address hold time after RAS	t <sub>AR</sub>	<b>9</b> 5		ns
t <sub>THL</sub>	Transition time	+ -	2	25	
t <sub>TLH</sub>	manshon time	L T		35	ns

Note 5: An initial pause of 500, is required after power-up followed by any eight RAS or RAS/CAS cycles before proper device operation is achieved.

6: The switching characteristics are defined as  $t_{THL} = t_{TLH} = 5 ns$ .

Reference levels of input signals are VIH min and VIL max. Reference levels for transition time are also between VIH and VIL. 8:

Except for page-mode. td (CAS-RAS) requirement is only applicable for RAS/CAS cycles preceeded by a CAS only cycle (i.e., For systems where CAS has not been decoded with RAS.) 9: 10: Operation within the td (RAS-CAS) max limit insures that ta (RAS) max can be met. td (RAS-CAS) max is specified reference point only; if td (RAS-CAS) is greater than the specified td (RAS-CAS) max limit, then access time is controlled exclusively by ta (CAS).  $t_{d(RAS-CAS)}$ min =  $t_{h(RAS-RA)}$ min +  $2t_{THL(t_{TLH})}$  +  $t_{su(CA-CAS)}$ min.

## SWITCHING CHARACTERISTICS ( $T_a = 0 \sim 70^{\circ}C$ , $V_{CC} = 5V \pm 10\%$ , $V_{SS} = 0V$ , unless otherwise noted) **Read Cycle**

				MH6404AND1 - 15		
Symbol	Parameter	Alterna	live	Limits		
		Symp	Min	Max		
t <sub>C</sub> R	Read cycle time	t <sub>RC</sub>	260		ns	
tsu (R-CAS)	Read setup time before CAS	t <sub>RC</sub>	s 0		ns	
th (CAS-R)	Read hold time after CAS (No	te 11) t <sub>RC</sub>	4 0		ns	
th(RAS-R)	Read hold time after RAS (No	te 11) t <sub>RR</sub>	- 20		ns	
tdis(CAS)	Output disable time (No	te 12) t <sub>OF</sub>	= 0	40	ns	
ta (CAS)	CAS access time (No	ote 13) t <sub>CA</sub>	C	75	ns	
ta (RAS)	RAS access time (No	ote 14) t <sub>RA</sub>	c	150	ns	

Either th (RAS-R) or th (CAS-R) must be satisfied for a read cycle. Note 11:

tdis(CAS) max defines the time at which the output achieves the open circuit condition and is not reference to VOH or VOL Note 12:

This is the value when  $td(RAS-CAS) \ge td(RAS-CAS)max$ . Test conditions; Load = 2T TL, CL = 100pF Note 13:

This is the value when  $t_d(RAS-CAS) < t_d(RAS-CAS)$  max. When  $t_d(RAS-CAS) \ge t_d(RAS-CAS)$  max,  $t_a(RAS)$  will increase by the amount that Note 14:  $t_d$  (RAS-CAS) exceeds the value shown. Test conditions;Load=2T TL, CL=100pF

#### Write Cycle

Symbol	Parameter	Alternative	MH6404	Unit	
			Limits		
		Symbol	Min	Max	· ·
tcw	Write cycle time	t <sub>RC</sub>	260		ns
tsu(w-CAS)	Write setup time before CAS (Note 17)	twcs	- 5		ns
th (CAS-W)	Write hold time after CAS	t wch	45		ns
th(RAS-W)	Write hold time after RAS	t wcR	95		ns
th(w-RAS)	RAS hold time after write	t <sub>RWL</sub>	45		ns
th(w-CAS)	CAS hold time after write	tcw∟	45		ns
tw(w)	Write pulse width	twp	45		ns
tsu(D-CAS)	Data-in setup time before CAS	t <sub>DS</sub>	0		ns
th (CAS-D)	Data-in hold time after CAS	t <sub>DH</sub>	45		ns
th (RAS-D)	Data-in hold time after RAS	t <sub>DHR</sub>	95		ns



# MITSUBISHI LSIS MH6404AND1-15

# 262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

## Read-Write and Read-Modify-Write Cycles

Symbol	Parameter		Alternative	MH640	4AND1-15	
				L	imits	Unit
	``		Symbol	Min	Max	
t <sub>cRw</sub>	Read-write cycle time	(Note 15)	t <sub>RWC</sub>	280		ns
t <sub>ormw</sub>	Read-modify-write cycle time	(Note 16)	t <sub>RMWC</sub>	310		ns
th(w-ras)	RAS hold time after write.		trwl	45		ns
th(w-CAS)	CAS hold time after write		tcwL	45		ns
tw(w)	Write pulse width	``	twp	45		ns
tsu (R-CAS)	Read setup time before CAS		t <sub>RCS</sub>	0		ns
td (RAS-W)	Delay time, RAS to write	(Note 17)	t <sub>RWD</sub>	120		ns
td (cas-w)	Delay time, CAS to write	(Note 17)	t <sub>CWD</sub>	60		ns
tsu(D-w)	Data-in setup time before write		t <sub>DS</sub>	0		ns
th <sub>(w-D)</sub>	Data-in hold time after write		t <sub>DH</sub>	45		ns
tdis (CAS)	Output disable time		t <sub>OFF</sub>	0	40	ns
ta (CAS)	CAS access time	(Note 13)	t <sub>CAC</sub>		75	ns
ta (RAS)	RAS access time	(Note 14)	t <sub>RAC</sub>		150	ns

Note 15:  $t_{CRW}$  min is defined as  $t_{CRW}$  min =  $t_{d(RAS-W)} + t_{h(W-RAS)} + t_{w(RASH)} + 3t_{TLH(t_{THL})}$ 

16:  $t_{c}$  RMW min is defined as  $t_{c}$  RMW min =  $t_{a}$  (RAS) max +  $t_{h}$  (W-RAS) +  $t_{w}$  (RAS-H) +  $3t_{TLH}$  ( $t_{THL}$ )

17: tsu(w-cAS), td(RAS-w), and td(CAS-w) do not define the limits of operation, but are included as electrical characteristics only.

When  $t_{su}(w$ -CAS)  $\ge t_{su}(w$ -CAS) min, an early write cycle is performed, and the data output keeps the high-impedance state.

When  $td(RAS-W) \ge td(RAS-W)$  min and  $td(CAS-W) \ge tsu(W-CAS)$  min a read-write cycle is performed, and the data of the selected address will be read out on the data output.

For all conditions other than those described above, the condition of data output (at access time and until CAS goes back to VIH) is not defined.

#### Page-Mode Cycle

Symbol			MH6404A		
	Parameter	Alternative	Limits		Unit
		Symbol	Min	Max	
t <sub>c PGR</sub>	Page-mode read cycle time	t <sub>PC</sub>	145		ns
t <sub>c PGW</sub>	Page-Mode write cycle	t <sub>PC</sub>	145		ns
to PGRW	Page-Mode read-write cycle time		180		ns
t <sub>c pgrmw</sub>	Page-Mode read-modify-write cycle time		195		ns
tw(CASH)	CAS high pulse width	t <sub>CP</sub>	60		ns



MITSUBISHI LSIs

MH6404AND1-15

# 262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM





# MITSUBISHI LSIS MH6404AND1-15

# 262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM



## Read-Write and Read-Modify-Write Cycles

## RAS-Only Refresh Cycle (Note 19)





MITSUBISHI LSIs

# MH6404AND1-15

# 262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM

#### Page-Mode Read Cycle



## Page-Mode Write Cycle





# MITSUBISHI LSIS MH6404AND1-15

## 262 144-BIT (65 536-WORD BY 4-BIT) DYNAMIC RAM



## **Hidden Refresh Cycle**

