

524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

DESCRIPTION

The MH6408AD is 65536 word \times 8 bit dynamic RAM and consists of eight industry standard 64K \times 1 dynamic RAMs in leadless chip carrier.

The mounting of leadless chip carriers on a ceramic single in-line package provides any application where high densities and large quantities of memory are required.

FEATURES

Performance ranges

Part No.	Access time	Cycle time	Power dissipation
	(max)	(min)	(typ)
	(ns)	(ns)	(mW)
MH6408AD-15	150	260	1200

- Utilizes industry standard 64K RAMs in leadless chip carriers
- 30 pins Single In-line Package
- Single +5V (±10%) supply operation
- Low standby power dissipation 176mW(max)
- Low operating power dissipation:

MH6408AD-15 1.9W (max)

- All inputs are directly TTL compatible
- All outputs are three-state and directly TTL compatible
- Includes (0.22µF x 6) decoupling capacitors
- 128 refresh cycles (every 2ms) A₇ Pin is not need for refresh
- Pin 13 controls automatic and self-refresh mode.

APPLICATION

- Main memory unit for computers
- Refresh memory

\sim			Vss	(OV)
7	2	->	RAS	TROBE INPUT
151	3	->	CAS	DLUMN ADDRESS
<u>4</u>	4	>	W	RITE CONTROL
64 A	5	\rightarrow	A ₀	(
Ó	6	-	A ₁	
	7		A ₂	
0	8	-	A ₃	ADDRESS
	9	>	A ₄	INPUTS
ž	10	→	Α5	
ĨK4	11	->	A ₆	
164	12	>	A7	
À	13	->	REF	REFRESH INPUT
	L14	>	Do	DATA INPUT
	15		D ₁	DATA INPUT
Ľ	16	->	D2	DATA INPUT
	17	\rightarrow	D ₃	DATA INPUT
N5 F	18	->	D4	DATA INPUT
41	19	→	D ₅	DATA INPUT
64 A	20	→	D ₆	DATA INPUT
0	21	→	D ₇	DATA INPUT
	22	←	Q ₀	DATA OUTPUT
0	23	←	Q 1	DATA OUTPUT
	24	←	Q 2	DATA OUTPUT
Z	25	←	Q ₃	DATA OUTPUT
5K4	26	←	Q4	DATA OUTPUT
164	27	←	Q 5	DATA OUTPUT
Ā	28	←	Q ₆	DATA OUTPUT
	29	←	Q 7	DATA OUTPUT
			Vcc	(5V)





FUNCTION

The MH6408AD provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, RAS-only refresh, and delayed-write. The input conditions for each are shown iin Table 1.

Table 1	Input	conditions	for	each	mode
---------	-------	------------	-----	------	------

				Inputs				Output		
Operation	RAS	CAS	w	D	Row address	Column address	REF	Q	Refresh	Remarks
Read	ACT	ACT	NAC	DNC	APD	APD	NAC	VLD	YES	Page mode
Write	ACT	ACT	ACT	VLD	APD	APD	NAC	OPN	YES	identical except
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	NAC	VLD	YES	refresh is NO
RAS-only refresh	ACT	NAC	DNC	DNC	APD	DNC	NAC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	APD	DNC	NAC	VLD	YES	
Automatic refresh	NAC	DNC	DNC	DNC	DNC .	DNC	ACT	OPN	YES	
Self refresh	NAC	DNC	DNC -	DNC	DNC	DNC	ACT	OPN	YES	
Hidden automatic refresh	NAC	ACT	DNC	DNC	DNC	DNC	ACT	VLD	YES	
Hidden self refresh	NAC	ACT	DNC	DNC	DNC	DNC	ACT	VLD	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	NAC	OPN	NO	

Note: ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, APD: applied, OPN: open.

SUMMARY OF OPERATIONS Addressing

To select 8 of the 524288 memory cells in the MH6408AD the 16-bit address signal must be multiplexed into 8 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse (\overline{RAS}) latches the 8 row-address bits; next, the negative-going edge of the column-address-strobe pulse (\overline{CAS}) latches the 8 column-address bits. Timing of the \overline{RAS} and \overline{CAS} clocks can be selected by either of the following two methods:

- 1. The delay time from \overline{RAS} to \overline{CAS} t_{d(RAS-CAS)} is set between the minimum and maximum values of the limits. In this case, the internal \overline{CAS} control signals are inhibited almost until t_{d(RAS-CAS)max} ('gated $\overline{CAS'}$ operation). The external \overline{CAS} signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
- 2. The delay time $t_{d(RAS-CAS)}$ is set larger than the maximum value of the limits. In this case the internal inhibition of \overline{CAS} has already been released, so that the internal \overline{CAS} control signals are controlled by the externally applied \overline{CAS} , which also controls the access time.

Data Input

Date to be written into a selected cell is strobed by the later of the two negative transitions of \overline{W} input and \overline{CAS} input. Thus when the W input makes its negative transition prior to \overline{CAS} input (early write), the data input is strobed by \overline{CAS} , and the negative transition of \overline{CAS} is set as the

reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the \overline{W} input makes its negative transition after \overline{CAS} , the \overline{W} negative transition is set as the reference point for serup and hold times.

Data Output Control

The outputs of the MH6408AD are in the high-impedance state when \overrightarrow{CAS} is high. When the are memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the outputs entered the active condition, this condition will be maintained until \overrightarrow{CAS} goes high, irrespective of the condition of \overrightarrow{RAS} .

The outputs will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the MH6408AD, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the CAS pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, inputs and outputs can be connected directly to give a common I/O data bus.

2. Data Output Hold

The data outputs can be held between read cycles, without lengthening the cycle time. This enebles extremely flexible clock-timing settings for \overline{RAS} and \overline{CAS} .



3. Two Methods of Chip Selection

Since the output is not latched, \overline{CAS} is not required to keep the outputs of selected chips in the matrix in a highimpedance state. This means that \overline{CAS} and/or \overline{RAS} can both be decoded for chip selection.

4. Extended-Page Boundary

By decoding \overline{CAS} , the page boundary can be extended beyond the 256 column locations in a single chip. In this case, \overline{RAS} must be applied to all devices.

Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of \overline{RAS} , because once the row address has been strobed, \overline{RAS} is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

Each of the 128 rows $(A_0 \sim A_6)$ of the MH6408AD must be refreshed every 2 ms to maintain data. The methods of refreshing for the MH6408AD are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order (\overline{RAS}) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

2. RAS Only Refresh

A RAS-only refresh cycle is the recommended technique for most applications to provide for data retention. A RAS-only refresh cycle maintains the outputs in the high-impedance state with a typical power reduction of 20% over a read or write cycle.

3. Automatic Refresh

Pin 13 (REF) has two special functions. The MH6408AD has a refresh address counter, refresh address multiplexer and refresh timer for these operations. Automatic refresh is initiated by bringing REF low after RAS has precharged and is used during standard operation just like RAS-only refresh, except that sequential row addresses from an external counter are no longer necessary.

At the end of automatic refresh cycle, the internal refresh address counter will be automatically incremented. The output state of the refresh address counter is initiated by some eight $\overline{\text{REF}}$, $\overline{\text{RAS}}$ or $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycle after power is aapplied. Therefore, a special operation is not necessary to initiate it.

RAS must remain inactive during REF activated cycles. Likewise, REF must remain inactive during RAS generated cycle.

4. Self-Refresh

The other function of pin 13 (\overline{REF}) is self-refresh. Timing for self-refresh is quite similar to that for automatic refresh. As long as \overline{RAS} remains high and \overline{REF} remains low, the MH6408AD will refresh itself. This internal sequence repeats asynchronously every 12 to 16 μ s. After 2ms, the onchip refresh address counter has advanced through all the row addresses and refreshed the entire memory. Self-refresh is primarily intended for trouble free power-down operation.

For example, when battery backup is used to maintained data integrity in the memory. REF may be used to place the device in the self-refresh mode with no external timing signals necessary to keep the information alive.

In summary, the pin 13 (REF) refresh function gives the user a feature that if free, save him hardware on the board, and in fact, will simplify his battery backup procedures, increase his battery life, and save him overall cost while giving him improved system performance.

There is an internal pullup resister ($\approx 3M\Omega$) on pin 13, so if the pin 13(REF) function is not used, pin 1 may be left open (not connect) without affecting the normal operations.

5. Hidden Refresh

A features of the MH6408AD is that refresh cycle may be performed while maintaining valid data at the output pins by extending the \overline{CAS} active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding \overline{CAS} at V_{IL} and taking \overline{RAS} high and after a specified precharge period, executing a \overline{RAS} -only cycling, automatic refresh and self-refresh, but with \overline{CAS} held low.

The advantage of this refresh mode is that data can be held valid at the output data ports indefinitely by leaving the CAS asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuirty in the MH6408AD is dynamic, and most of the power is dissipated when addresses are strobed. Both \overrightarrow{RAS} and \overrightarrow{CAS} are decoded and applied to the MH6408AD as chip-select in the memory system, but if \overrightarrow{RAS} is decoded, all unselected devices go into stand-by independent of the \overrightarrow{CAS} condition, minimizing system power dissipation.

Power Supplies

The MH6408AD operates on a single 5V power supply.

A wait of some 500μ s and eight or more dummy cycle is necessary after power is applied to the device before memory operation is achieved.



524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Paramater	Conditions	Limits	Unit
Vcc	Supply voltage		-1~7	V
V _I	Input voltage	With respect to V _{SS}	-1-7	V
Vo	Output voltage		-1~7	V
10	Output current		50	mA
Pd	Power dissipation	Ta = 25 °C	8000	mW
Topr	Operating free-air temperature range		0~70	°C
Tstg	Storage temperature range		- 55 ~ 150	°C
Tsid	Soldering temperature time		260 · 10	℃·sec

RECOMMENDED OPERATING CONDITIONS ($Ta = 0 \sim 70^{\circ}C$, unless otherwise noted) (Note 1)

Symbol	Parameter		Limits			
	Farameter		Nom	Max	Unit	
Vcc	Supply voltage	4.5	5	5.5	V	
Vss	Supply voltage	0	0	0	V	
VIH	High level input voltage, all inputs	2.4		6.5	V	
VIL	Low-level input voltage, all inputs	- 2		0.8	V	

Note 1. All voltage values are with respect to VSS

	Description		Test conditions		Limits		
Symbol	Parameter		rest conditions	Min	Тур	Max	Unit
V _{OH}	High-level output voltage		I _{OH} = -5mA	2.4		Vcc	V
VOL	Low-level output voltage		I _{OL} =2.1mA	0		0.45	V
loz	Off-state output current		Q floating $0V \leq V_{OUT} \leq 5.5V$	- 80		80	μA
4	Input current		$0V \leq V_{1N} \leq 6.5V$, All other pins = $0V$	- 80		80	μA
	Average supply current from V_{CC} ,	MH6408AD-15	RAS, CAS cycling			360	mΔ
·	operating (Note 3, 4)	WIN0400AD-15	$t_{CR} = t_{CW} = min$, output open			300	
1 CC2	Supply current from $V_{\mbox{CC}}$, standby		RAS = VIH output open			32	mA
1000(111)	Average supply current from V_{CC} ,		RAS cycling CAS = VIH			280	m۸
TCC3(AV)	refreshing (Note 3)	MIH0406AD-15	t _{C(REF)} = min, output open			200	
1004(444)	Average supply current from V _{CC} ,	14110400.000.15	RAS = VIL, CAS cycling		290	m A	
ICC4(AV)	page mode (Note 3, 4)	MH6408AD-15	t _{CPG} = min, output open			280	III A
Loos(Au)	Average supply current from V_{CC} ,	MU6409AD-15	RAS=VIH, REF cycling			280	m۸
1005(AV)	automatic refreshing (Note 3)	WIN0400AD-15	t _{C(REF)} = min, output open			200	
Loos (AU)			$\overline{RAS} = V_{IH}, \overline{REF} = V_{IL}$				m (
TCC6(AV)	Average supply current from v _{CC} , sen	rerrestring	output open			64	ma
CI(A)	Input capacitance, address inputs					70	pF
C1(D)	Input capacitance, data input		VI=VSS			30	pF
C1(W)	Input capacitance, write control input		f=1MHz			80	pF
CI (RAS)	Input capacitance, RAS input		V _I =25mVrms			100	pF
C1 (CAS)	Input capacitance, CAS input					100	pF
CI(REF)	Input capacitance, REF input					100	pF
Co	Output capacitance		$V_0 = V_{SS}$, f = 1MHz, $V_1 = 25mVrms$			30	pF

Note 2. Current flowing into an IC is positive; out is negative.

3. ICC1(AV), ICC3(AV), ICC4(AV) and ICC5(AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4. ICC1(AV) and ICC4(AV) are dependent on output loading. Specified values are obtained with the output open.



MH6408AD-15

524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)

(Ta = 0 \sim 70°C , V_{CC} = 5V \pm 10%, V_{SS} = 0V, unless otherwise noted, See notes 5, 6 and 7)

				MH6	408AD-15		
Symbol	Parameter		Alternative	L	imits	Unit	
				Min	Max		
t _{CRF}	Refresh cycle time		t _{REF}		2	ms	
tw(RASH)	RAS high pulse width		t _{RP}	100		ns	
tw(RASL)	RAS low pulse width		t _{RAS}	150	10000	ns	
tw(CASL)	CAS low pulse width		t _{CAS}	75	∞	ns	
tw(CASH)	CAS high pulse width	(Note 8)	t _{CPN}	35		ns	
t _h (RAS-CAS)	CAS hold time after RAS		t _{CSH}	150		ns	
t _{h (CAS-RAS)}	RAS hold time after CAS		t _{RSH}	75	1	ns	
td(CAS-RAS)	Delay time, CAS to RAS	(Note 9)	torp	- 20		ns	
t _{d (RAS-CAS)}	Delay time, RAS to CAS	(Note 10)	t _{RCD}	30	100	ns	
t _{su(RA-RAS)}	Row address setup time before RAS		tASR	0		ns	
t _{su (CA-CAS)}	Column address setup time before CAS		t ASC	0		ns	
t _h (RAS-RA)	Row address hold time after RAS		t _{RAH}	20		ns	
t n (CAS-CA)	Column address hold time after CAS		t _{CAH}	25		ns	
t _{h(RAS-CA)}	Column address hold time after RAS		t _{AR}	95		ns	
t _{THL}	Transition time		t-	2	25		
t _{TLH}	rransition time		L LT	3	35	ns	

Note 5. An initial pause of 500µs is required after power up followed by any eight REF, RAS or RAS/CAS cycles before proper device operation is achieved.

The switching characteristics are defined as $t_{\,\text{THL}}\!=\!t_{\,\text{TLH}}\!=\!5\text{ns}$ 6.

Reference levels of input signals are VIH min, and VIL max. Reference levels for transition time are also between VIH and VIL. 7.

8 Except for page-mode.

9 td(CAS-RAS) requirement is only applicable for RAS/CAS cycles preceeded by a CAS only cycle (i.e., For systems where CAS has not been decoded with RAS) 10 Operation within the td (RAS-CAS) max limit insures that ta (RAS) max can be met. td (RAS-CAS) max is specified reference point only, if td (RAS-CAS) is greater than the specified td (RAS-CAS) max limit, then access time is controlled exclusively by ta (CAS).

td (RAS-CAS)min = th (RAS-RA)min + 2t THL(t TLH) + t su(CA-CAS)min.

SWITCHING CHARACTERISTICS (Ta = 0 \sim 70°C, V_{CC} = 5V \pm 10%, V_{SS} = 0V, unless otherwise noted) **Read Cycle**

	Parameter		Alterestive	MH6	408AD-15	Unit -
Symbol			Alternative		_imits	
	· · · · · · · · · · · · · · · · · · ·	2	Symbol	Min	Max	
t _{CR}	Read cycle time		t _{RC}	260		ns
tsu (R-CAS)	Read setup time before CAS		t _{RCS}	0		ns
th (CAS-R)	Read hold time after CAS	(Note 11)	t _{RCH}	0		ns
th(RAS-R)	Read hold time after RAS	(Note 11)	t RRH	20		ns
tdis (CAS)	Output disable time	(Note 12)	t OFF	0	40	ns
ta (CAS)	CAS access time	(Note 13)	t _{CAC}		75	ns
ta (RAS)	RAS access time	(Note 14)	t _{RAC}		150	ns

Note 11. Either $t_{h (RAS-R)}$ or $t_{h (CAS-R)}$ must be satisfied for a read cycle.

Note 12. $I_{dis}(c.a.s)$ max defines the time at which the output achieves the open circuit condition and is not reference to V_{OH} or V_{OL} Note 13. This is the value when ¹d (RAS-CAS) \geq ¹d (RAS-CAS) max. Test conditions; Load=2T TL, C_L=100pF Note 14. This is the value when ¹d (RAS-CAS) < ¹d (RAS-CAS) max. When ¹d (RAS-CAS) \geq ¹d (RAS-CAS) max, ¹a (RAS) will increase by the amount that td (RAS-CAS) exceeds the value shown. Test conditions;Load=2T TL, CL=100pF

Write Cycle

		A	MH640	8AD-15	Unit
Symbol	Parameter	Alternative	Lii	nits	
		Symbol	Min	Max	
t _{cw}	Write cycle time	t _{RC}	260		ns
tsu (w-CAS)	Write setup time before CAS (Note 17)	twcs	5		ns
th (CAS-W)	Write hold time after CAS	t wch	45		ns
th (RAS-W)	Write hold time after RAS	t wcR	95		ns
th (w-RAS)	RAS hold time after write	t _{RWL}	45		ns
th (w-CAS)	CAS hold time after write	tcwL	45		ns
tw(w)	Write pulse width	twp	45		ns
tsu (D-CAS)	Data-in setup time before CAS	t _{DS}	0		ns
th (CAS-D)	Data-in hold time after CAS	t _{DH}	45		ns
th (RAS-D)	Data-in hold time after RAS	t _{DHR}	95		ns



MH6408AD-15

524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

			Alternativa	MH64	408AD-15	
Symbol	Parameter		Alternative	L	imits	Unit
	Sync.	Symbol	Min	Max		
torw	Read-write cycle time	(Note 15)	t _{RWC}	280		ns
t _{CRMW}	Read-modify-write cycle time	(Note 16)	t _{RMWC}	310		ns
th(w-RAS)	RAS hold time after write		t _{RWL}	45		ns
th(w-CAS)	CAS hold time after write		t _{cw∟}	45		ns
tw(w)	Write pulse width		t _{WP}	45		ns
tsu (R-CAS)	Read setup time before CAS		t _{RCS}	0		ns
td (RAS-W)	Delay time, RAS to write	(Note 17)	t _{RWD}	120		ns
td (CAS-W)	Delay time, CAS to write	(Note 17)	t _{CWD}	60		ns
tsu(D-W)	Data-in setup time before write		t _{DS}	0		ns
th (w-D)	Data-in hold time after write		t _{DH}	45		ns
tdis (CAS)	Output disable time		t _{OFF}	0	40	ns
ta (CAS)	CAS access time	(Note 13)	t _{CAC}		75	ns
ta (RAS)	RAS access time	(Note 14)	t _{RAC}		150	ns

Note 15. $t_{C,RW}$ min is defined as $t_{C,RW}$ min = $t_{d,RAS-W}$ + $t_{h,W-RAS}$ + $t_{w,RASH}$ + $3t_{TLH(t_{THI})}$

16. t_{CRMW} min is defined as t_{CRMW} min = $t_{a (RAS)}$ max + $t_{h (W-RAS)}$ + $t_{w (RAS-H)}$ + $3t_{TLH(t_{THL})}$

17. tsu(w-cas), td(mas-w), and td(cas-w) do not define the limits of operation, but are included as electrical characteristics only.

When $t_{su}(w-c_{AS}) \ge t_{su}(w-c_{AS}) \min$, an early-write cycle is performed, and the data output keeps the high-impedance state. When $t_d(R_{AS-w}) \ge t_d(R_{AS-w}) \min$ and $t_d(C_{AS-w}) \ge t_{su}(w-c_{AS}) \min$ a read-write cycle is performed, and the data of the selected address will be read out on the data output.

For all conditions other than those described above, the condition of data output (at access time and until $\overline{\text{CAS}}$ goes back to V_{1H}) is not defined.

Page-Mode Cycle

		Alternativa	MH640		
Symbol	Parameter	Symbol	Lin	Unit	
		Symool	Min	Max	
t _{C PGR}	Page-mode read cycle time	t _{PC}	145		ns
t _{c PGW}	Page-Mode write cycle time	t _{PC}	145		ns
t _{c PGRW}	Page-Mode read-write cycle time	-	180		ns
t _{,C} PGRMW	Page-Mode read-modify-write cycle time	-	195		ns
tw(CASH)	CAS high pulse width	t _{CP}	60		ns

Automatic Refresh Cycle

Symbol	Parameter	Alternative Symbol	MH6408AD-15		
			Limits		Unit
			Min	Max	
tc (REF)	Automatic Refresh cycle time	t _{FC}	260		ns
td (RAS-REF)	Delay time, RAS to REF	t _{RFD}	100		ns
tw(REFL)	REF low pulse width	t _{FP}	60	8000	ns
tw(REFH)	REF high pulse width	t _{FI}	30		ns
td (REF-RAS)	Delay time, REF to RAS	t _{FSR}	30		ns
tsu (REF-RAS)	REF pulse setup time before RAS	t _{FRD}	295		ns

Self-Refresh Cycle

Symbol	Parameter	Alternative Symbol	MH6408AD-15		
			Limits		Unit
			Min	Max	
td (RAS-REF)	Delay time, RAS to REF	t _{RFD}	100		ns
tw(REFL)	REF low pulse width	t _{FBP}	8000	∞	ns
td (REF-RAS)	Delay time, REF to RAS	t _{FBR}	295		ns



524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM





524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM



Read-Write and Read-Modify-Write Cycles (Note 19)







MITSUBISHI LSIs

MH6408AD-15

524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

Page-Mode Read Cycle (Note 19)



Page-Mode Write Cycle (Note 19)





524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM

Automatic Pulse Refresh Cycle (Multiple Pulse) (Note 21)





MITSUBISHI LSIs

MH6408AD-15

524 288-BIT(65 536-WORD BY 8-BIT)DYNAMIC RAM



Note 22. If the pin 13 $\overline{(\text{REF})}$ function is not used, pin 13 may be left open (not connect).

Hidden Refresh Cycle (Note 19)



