MOTOROLA SEMICONDUCTOR I

MJ12004 MJH12004

Designers Data Sheet

HORIZONTAL DEFLECTION TRANSISTOR

... specifically designed for use in large screen color deflection circuits.

- Collector-Emitter Voltage V_{CEX} = 1500 Vdc
- Glassivated Base-Collector Junction
- Safe Operating Area @ 50 \u03c4s = 20 A, 400 V
- Switching Times with Inductive Loads $t_f = 0.4 \,\mu s$ (Typ) @ $I_C = 4.5 \,A$

MAXIMUM RATINGS

Rating	Symbol	DataSheet4U	com Unit
Collector-Emitter Voltage	VCEO	750	Vdc
Collector-Emitter Voltage	VCEX	1500	Vdc
Emitter Base Voltage	VEB	5.0	Vdc
Collector Current — Continuous	lc	5.0	Adc
Base Current — Continuous	IB	4.0	Adc
Emitter Current — Continuous	1E	9.0	Adc
Total Power Dissipation @ T _C = 25°C @ T _C = 100°C Derate above 25°C	PD	100 40 0.8	Watt
Operating and Storage Junction Temperature Range	T.J., Tstg	-65 to +150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _θ JC	1.25	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	ΤL	275	°C

Designer's Data for "Worst Case" Conditions


The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

DataSheet4U.com

5.0 AMPERE

NPN SILICON POWER TRANSISTORS

1500 VOLTS 100 WATTS



Kotes:

1. Domensjoring and Tolerancing per Ansi Yilsa, 1982.


2. Controlling Dimenson. Inch.

1. All Rills and Hotes associated with Referenced to 2014A Outline Shall apply

				-	
1 1	MILLMETERS !		INCHES .		
DEA	5	MAX.		MAX	
A	-	39.37	1	1.550	
	1	21 08	-	0 830	
_ <u>c</u>	35	3	0.750	0325	
0	0.97	3	0 038	0.643	
E	140	177	0 055	0.070	
	30.15	SC	1 182	BSC	
G	12.92	BSC .	0.630	BSC	
H	54	BSC	0.215	BSC	
1	16.85	BSC	0.663	BSC	
K	11 10	12.19	0440	0.480	
-	384	4.15	0.151	0145	
R	_	26.67		1050	
Ü	4 63	5 33	0 190	0 210	
V	384	4.15	0.151	0.165	
٧	384	4.15	0.151	0.165	

CASE 1-06 TO-204AA (TO-3)

DataShe




12.76 15.40 0.500 0.810 15.00 16.51 0.625 0.860 12.18 12.70 0.400 0.500

CASE 340-02 TO-218AC

ELECTRICAL CHARACTERISTICS (T_C = 25° unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (IC = 50 mAdc, IB = 0)	VCEO(sus)	750	-	_	Vdc
Collector Cutoff Current (VCE = 1500 Vdc, VBE = 0)	CES	_	-	1,0	mAdc
Emitter Cutoff Current (VBE = 5.0 Vdc, IC = 0)	IEBO	-	_	1.0	mAde
ON CHARACTERISTICS (1)					
Collector-Emitter Saturation Voltage (IC = 4.5 Adc, IB = 1.8 Adc) (IC = 3.5 Adc, IB = 1.5 Adc)	VCE(sat)	1 1	-	5.0 5.0	Vdc
Base Emitter Saturation Voltage (IC = 4.5 Adc, IB = 1.8 Adc) (IC = 3.5 Adc, IB = 1.5 Adc)	VBE(sat)	+ 1	<u>-</u>	1.5 1.5	Vdc
Second Breakdown Collector Current with Base Forward Biased	¹S/b	See Figure 14			
DYNAMIC CHARACTERISTICS					
Current-Gain — Bandwidth Product (IC = 0.1 Adc, VCE = 5.0 Vdc, ftest = 1 MHz)	f⊤	_	4	-	MHz
Output Gepacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	Cop	_	125	-	pF
SWITCHING CHARACTERISTICS					
Fall Time $T_{C} = 25^{o}C$ (I _C = 4.5 Adc, I _{B1} = 1.8 Adc, $T_{C} = 100^{o}C$ $L_{B} = 8.0 \ \mu\text{H}$, See Figure 1)	tf		0.4 0.6	1.0	μς

⁽¹⁾ Pulse Test: Pulse Width < 300 μs, Duty Cycle = 2%.



3-645

DataSheet4U.com www.DataSheet4U.com

BASE DRIVE: The Key to Performance


By now, the concept of controlling the shape of the turn-off base current is widely accepted and applied in horizontal deflection design. The problem stems from the fact that good saturation of the output device, prior to turn-off, must be assured. This is accomplished by providing more than enough I_{B1} to satisfy the lowest gain output device here at the end of scan I_{CM}. Worst-case component variations and maximum high voltage loading must also be taken into account.

If the base of the output transistor is driven by a very low impedance source, the turn-off base current will reverse very quickly as shown in Figure 2. This results in rapid, but only partial, collector turn-off, because excess carriers become trapped in the high resistivity collector and the transistor is still conductive. This is a high dissipation mode, since the collector voltage is rising very rapidly. The problem is overcome by adding inductance to the base circuit to slow the base current reversal as shown in Figure 3, thus allowing excess carrier recombination in the collector to occur while the base current is still flowing.

Choosing the right LB is usually done empirically, since the equivalent circuit is complex, and since there are several important variables (I_{CM}, I_{B1}, and h_{FE} at I_{CM}). One method is to plot fall time as a function of LB, at the desired conditions, for several devices within the h_{FE} specification. A more informative method is to plot power dissipation versus I_{B1} for a range of values of LB as shown

in Figures 4 and 5. This shows the parameter that really matters, dissipation, whether caused by switching or by saturation. The negative slope of these curves at the left (low IB1) is caused by saturation losses. The positive slope portion at higher IB1, and low values of LB is due to switching losses as described above. Note that for very low LR a very narrow optimum is obtained. This occurs when IB1 hee = I_{CM}, and therefore would be acceptable only for the "typical" device with constant I_{CM}. As L_B is increased, the curves become broader and flatter above the IB1 hee = ICM point as the turn-off "tails" are brought under control. Eventually, if LB is raised too far, the dissipation all across the curve will rise, due to poor initiation of switching rather than tailing. Plotting this type of curve family for devices of different hee, essentially moves the curves to the left or right according to the relation IB1 hFE = constant. It then becomes obvious that, for a specified ICM, an LB can be chosen which will give low dissipation over a range of hee and/or lg1. The only remaining decision is to pick IB1 high enough to accommodate the lowest hee part specified. Figure 8 gives values recommended for LB and IB1 for this device over a wide range of ICM. These values were chosen from a large number of curves like Figure 4 and Figure 5. Neither LR nor IR1 are absolutely critical, as can be seen from the examples shown, and values of Figure 8 are provided for quidance only.

et4U.com TEST CIRCUIT WAVEFORMS
DataSheet4U.com




TEST CIRCUIT OPTIMIZATION

The test circuit may be used to evaluate devices in the conventional manner, i.e., to measure fall time, storage time, and saturation voltage. However, this circuit was designed to evaluate devices by a simple criterion, power supply input. Excessive power input can be caused by a variety of problems, but it is the dissipation in the transistor that is of fundamental importance.

Once the required transistor operating current is determined, fixed circuit values may be selected from the table. Factory testing is performed by reading the current meter only, since the input power is proportional to current. No adjustment of the test apparatus is required.

3-646

ataSheet4U.com www.DataSheet4U.com



DataSheet4U.com www.DataSheet4U.com

TYPICAL ELECTRICAL CHARACTERISTICS






FIGURE 12 — COLLECTOR SATURATION REGION



SAFE OPERATING AREA INFORMATION


FIGURE 11 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA



NOTE:

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor must be observed for reliable hee operation; i.e., the transistor must not be subjected to DataShe greater dissipation than the curves indicate.

The 50 μs SB curve is beyond the thermal limits of this part. However, the parts will survive a transient that remains within these SB limits without failing.



3-648

www.DataSheet4U.com

THERMAL RESPONSE

FIGURE 14 -- MJ12004





FIGURE 15 — MJH12004



DataSheet4U.com www.DataSheet4U.com