MJ13090 MJH13090 MJ13091 MJH13091

Designer's Data Sheet

SWITCHMODE SERIES **NPN SILICON POWER ITRANSISTORS**

These transistors are designed for high-voltage, high-speed. power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

100°C Performance Specified for:

Reverse-Biased SOA with Inductive Loads Switching Times with Inductive Loads -150 ns Inductive Fall Time (Typ) Saturation Voltages

Leakage Currents

MAXIMUM RATINGS

Rating	Symbol	MJ13090	MJ13091	MJH13090	MJH13091	Unit
Collector-Emitter Voltage	VCEO(sus)	400	450	400	450	Vdc
Collector-Emitter Voltage	VCEV	650	750	650	750	Vdc
Emitter-Base Voltage	VEB	6.0				
Collector Current — Continuous — Peak (1)	I _C	15 20				Adc
Base Current Continous Peak (1)	IB IBM	5.0 10				Adc
Total Device Dissipation @ T _C = 25°C @ T _C = 100°C Derate above 25°C	PD	1	175 125 100 50 1.0 1 0		50	Watts W/°C
Operating and Storage Junction Temperature Range	T _J ,T _{stg}	-65 1	-65 to 200 -55 to 150		to 150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _Ø JC	1.0	°C/W
Lead Temperature for Soldering Purposes, 1/8" from Case for 5 Seconds.	Ϋ́L	275	°C

(1) Pulse Test: Pulse Width ≤ 5.0 µs, Duty Cycle ≥10%.


Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves - representing boundaries on device characteristics are given to facilitate "worst case" design.

15 AMPERE

NPN SILICON POWER TRANSISTORS

400 AND 450 VOLTS 125 and 175 WATTS



MJ13090 MJ13091




OTES
1. DIMENSIONS O AND Y ARE DATUMS.

2. [] IS SEATING PLANE AND DATUM.

3. POSITIONAL TOLERANCE FOR MOUNTING HOLE O.

- ♦ \$.13 (0.005) @ T V @ FOR LEADS.
- ♦ \$13 (0.009) @ T V @ Q @ DIMENSIONS AND TOLERANCES PER ANSI Y14 5, 1973.

CASE 1-05 TO-204AA



MJH13091

MJH13090

COLLECTOR


CASE 340-01 TO-218AC





Characteristic	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS (1)						
Collector-Emitter Sustaining Voltage (Table 1)		V _{CEO(sus)}				Vdc
(IC = 100 mA, IB = 0) MJ13090, MJH13090		020(303)	400	-	_	
MJ13091, MJH13091			450			
Collector Cutoff Current		ICEV			0.5	mAdc
(VCEV = Rated Value, VBE(off) = 1.5 Vdc)		1	-	_	0.5 2.5	1
(VCEV = Rated Value, VBE(off) = 1.5 Vdc, TC = 100°C)		<u> </u>				
Collector Cutoff Current		CER	-	_	3.0	mAdc
(V _{CE} = Rated V _{CEV} , R _{BE} = 50 Ω, T _C = 100°C)						<u> </u>
Emitter Cutoff Current	IEBO	_	-	1.0	mAdc	
(VEB = 6.0 Vdc, IC = 0)						L
SECOND BREAKDOWN						_
Second Breakdown Collector Current with Base Forward Biased		IS/b		See Figures 12 and 13		
Clamped Inductive SOA with Base Reverse Biased		RBSOA		See Figure 14		<u> </u>
ON CHARACTERISTICS (1)						
DC Current Gain		hFE	8.0	_	_	-
(IC = 10 Adc, VCE = 3.0 Vdc						
Collector-Emitter Saturation Voltage		VCE(sat)				Vdc
(I _C = 10 Adc, I _B = 2.0 Adc)		1	_	_	1.0 3.0	1
(IC = 15 Adc, IB = 3.0 Adc)		-	_	2.0	i	
(I _C = 10 Adc, I _B = 2.0 Adc, T _C = 100°C)					2.0	Vdc
Base-Emitter Saturation Voltage		VBE(sat)	_	_	1.5	Vac
(IC = 10 Adc, IB = 2.0 Adc)		_		1.5		
(I _C = 10 Adc, I _B = 2.0 Adc, T _C = 100°C)		<u> </u>		L		<u> </u>
DYNAMIC CHARACTERISTICS				l	350	οF
Output Capacitance		Cob	_	_	350) pr
(VCB = 10 Vdc, IE = 0, ftest = 1.0 kHz)			L	<u> </u>	L	ــــــــــــــــــــــــــــــــــــــ
SWITCHING CHARACTERISTICS						
Resistive Load (Table 1)					0.05	1
elay Time (V _{CC} = 250 Vdc, I _C = 10 Adc,		td		0.03	0.05	μs
Rise Time In = 1.25 Adc. to = 30 us.		tr		0.13	0.50 2.50	1
Storage Time Duty Cycle \$2% Vps/off	ts		0.10	0.50	┨	
Fall Time	tf		1	0.00	Ь	
inductive Load, Clamped (Table 1)					1 222	,
Storage Time		t _{sv} -		0.80	3.00	μS
Crossover Time (I _{C(pk)} = 10 A,	(T _J = 100°C)	t _C	<u> </u>	0.175	0.40	┥
Fall Time IB1 = 1.25 Adc,		t _{fi}		0.15	0.30	-
Storage Time VBE(off) = 5.0 Vdc,		t _{sv}	<u> </u>	0.50		-
Crossover Time V _{CE(pk)} = 250 V)	(Tj = 25°C)	tc		0.15	+=-	-
Fall Time	1	tfi	-	0.10	-	1


(1) Pulse Test: PW = 300 μ s, Duty Cycle \leqslant 2%.


DC CHARACTERISTICS




















TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE









SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

tsv = Voltage Storage Time, 90% IB1 to 10 % Vclamp

try = Voltage Rise Time, 10-90% Vclamp

tfi = Current Fall Time, 90-10% IC

tri = Current Tail, 10-2% IC

to = Crossover Time, 10% Vclamp to 10% IC

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

PSWT = 1/2 Vcclc(tc)f

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user-oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_C and t_{SV}) which are quaranteed at 100°C.

INDUCTIVE SWITCHING






FIGURE 11 - THERMAL RESPONSE (t), TRANSIENT THERMAL RESISTANCE (NORMALIZED) 0 2 0 5 0.3 0.2 0.1 $R_{\theta,IC}(t) = r(t) R_{\theta,IC}$ 0. Reac = 1.0°C/W Max 0.0 0 07 D Curves Apply For Power 0.05 Pulse Train Shown 0.02 0.03 Read Time @ ts -12- $T_{J(nk)} - T_C = P_{(nk)} R_{\theta JC}(t)$ 0.02 DUTY CYCLE, D = 11/12 00 0.05 t, TIME (ms)

The Safe Operating Area figures shown in Figures 12 and 13 are epecified for these devices under the test conditions shown. FIGURE 12 — FORWARD BIAS SAFE OPERATING AREA MJ13090 and MJ13091 2.0 CURRENT MJ13090 MJ13091 COLLECTOR Bonding Wire Limit 0.2 -- Thermal Limit 0.1 Second Breakdown Limit 0 05 A 02 20 50 100 200 450 10 VCE. COLLECTOR EMITTER VOLTAGE (VOLTS) FIGURE 13 — FORWARD BIAS SAFE OPERATING AREA MJH13090 and MJH13091 1.0 ms CURRENT (AMPS) 5.0 MJH13091 2.0 Tc = 25°C 1.0 COLLECTOR Bonding Wire Limit 0.2 Thermal Limit 0.1 نے Second Breakdown Limit ß (12 50 100 600 5.0

SAFE OPERATING AREA INFORMATION

FORWARD BIAS


There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC—VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 12 and 13 are based on T_C = 25°C; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geqslant 25$ °C. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 12 and 13 may be found at any case temperature by using the appropriate curve on Figure 15.

T_J(p_k) may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse-biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives RBSOA characteristics.



VCF. COLLECTOR-EMITTER VOLTAGE (VOLTS)

