

# 2 MBIT PCM SIGNALLING CIRCUIT **MJ1446** TIME SLOT 16 RECEIVER AND TRANSMITTER

The 2.048 Mbit PCM signalling circuits comprise a group of circuits which will perform the common signalling and error detection functions for a 2.048 Mbit 30 channel PCM transmission link operating to the appropriate CCITT recommendations. The circuits are fabricated in N-channel metal gate MOS and operate from a single 5volt supply. Relevant inputs and outputs are TTL compatible.

The MJ1446 has two modes of operation dependent on the state of the mode control input. With the mode control high the device is in the transmit mode and with the mode control low the device is in the receive mode.

In the transmit mode the device accepts 64k bits/sec signalling information in either binary or AMI format and outputs it at 2Mbits/sec on to the digital highway during time slot 16.

In the receive mode the device accepts 2Mbit/sec information from the digital highway, during time slot 16 and output is at 64kbits/sec in both binary and AMI format.

In both receive and transmit mode there is an AMI coded clock output, AMI output and AMI output which conforms to CCITT recommendation no G372 for a 64k bits/sec contradirectional interface. The alarm inhibit input causes the 8kHz timing signal to be removed from the AMI clock output.

The device is reset in both modes by a time slot 16 channel pulse and the alarm output provides an indication that the internal counter is operating correctly.

Also provided are 64 kHz, 16 kHz and 8 kHz clock outputs.



Fig.1 Pin connections

# FEATURES

5V ±5% Supply --- 20 mA Typical

Conforms to CCITT Recommendations

Provides Both AMI and Binary Format Data Outputs

Single Chip Receive or Transmit

All Inputs and Outputs are TTL Compatible.



Fig.2 Block diagram

# **ELECTRICAL CHARACTERISTICS**

# Test conditions (unless otherwise stated):

Supply voltage  $V_{CC} = 5V \pm 0.25V$ Ambient temperature  $T_{amb} = -10^{\circ}C$  to  $+70^{\circ}C$ 

## **Static Characteristics**

Characteriatio	Symbol	Pins	Value			11-14-	Candillana
Characteristic			Min.	Тур.	Max.	Units	Conditions
Low level input voltage	V <sub>IL</sub>	3, 4, 7, 9, 11, 12, 13, 14	-0.3		0.8	v	
Low level input current High level input current	J <sub>IN</sub>	11		1	50	μA	
High level input voltage	V <sub>1H</sub>	11	2.4		V <sub>cc</sub>	v	
Low level output	V <sub>OL</sub>	1, 2, 5, 6, 7, 9, 10, 11, 15			0.5	v	I <sub>sink</sub> = 2mA
					0.5	v	I <sub>sink</sub> = 5MA
High level output voltage	V <sub>OH</sub>	1, 2, 10, 5, 6, 15	2.8	[		v	$I_{source} = 200 \mu A$
High level output leakage current	Гсн	7, 9, 11, 12			20	μA	$V_{OUT} = V_{CC}$
Supply current	I <sub>cc</sub>			20		mA	$V_{\rm CC} = 5.25  \rm V$

# Dynamic Characteristics (f<sub>clock</sub> = 2.048 MHz)

Chanastariatia	Symbol		Value		Units	Conditions
		Min.	Тур.	Max.		
Propogation delay clock to data out to digital highway	t <sub>o</sub>	20		200	ns	Fig.7
Propogation delay clock to 64 kHz out	t <sub>p</sub>	20		200	ns	Fig.7
Input delay, clock to digital highway access	t <sub>d DATA</sub>	20		200	ns	
Input delay, clock to time slot 16	t <sub>d TS16</sub>	80		200	ns	
Output delay 64 kHz to 16 kHz output	t <sub>p 16</sub>			70	ns	Fig.7
Output delay, 64 kHz to 8 kHz output	t <sub>p8</sub>			170	ns	Fig.7
Output delay, 64 kHz to binary data output (64 kHz)	t <sub>p BIN</sub>	20		450	ns	Fig.8
Output delay 64 kHz to AMI, AMI, AMI data & AMI data o/p's	t <sub>p AMI</sub>	20		400	ns	Fig.8
Input delay, 64 kHz to binary data in (64 kHz)	t <sub>d BIN</sub>			100	ns	

# **FUNCTIONAL DESCRIPTION**

#### Functions listed by pin number

#### 1.8 kHz

- 8kHz square wave output.
- 2. 16 kHz

16 kHz square wave output.

3. Clock

System clock input (2.048 MHz for a 2 Mbit PCM system) 4. Alarm inhibit

A high level on this input inhibits the 8kHz timing signal on the AMI clock outputs.

#### 5. AMI output

Alternative Mark Inversion coded 64 kHz.

# 6. AMI output

# 7. AMI Data in/out

In the transmit mode 64kHz signalling data in AMI format is accepted at these inputs for output to PCM highway during time slot 16.

# 8. GND

Zero volts.

#### 9. AMI Data in/out

In the receive mode data accepted from the PCM highway during time slot 16 appears on these outputs at 64 kbits/sec in AMI format.

## 10. 64 kHz

64 kHz square wave output.

# 11. Binary data in/out

In the transmit mode 64k bit/sec signalling data in binary form is accepted at this input for output to the PCM data highway during time slot 16. In the receive mode data is accepted from the PCM highway during TS16 and appears at this output at 64k bits/sec in binary format.

#### 12. Digital Highway access in/out

In the receive mode 2Mbit/sec signalling data is accepted at this input during time slot 16 from the PCM digital highway. In the transmit mode signalling data is output to the PCM digital highway during time slot 16 at 2Mbits/sec.

#### 13. Mode control

A high level on this input causes the MJ1446 to operate in the transmit mode while a low level causes it to operate in the receive mode.

#### 14. TS16

This input should be connected to time slot 16 channel pulse of the PCM system to synchronise the MJ1446 with the rest of the system.

#### 15. Alarm output

A high level on this output indicates that the internal counter has stopped or is out of synchronisation with the time slot 16 channel pulse.

# 16 V<sub>cc</sub>

Positive supply 5V ±5%.



Fig.3 2MBit/s operation



#### Fig.4 64kBit/s operation



Fig.5 Timing diagram



Fig.6 Timing diagram

