

Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

# MJ1474

## PCM ELASTIC STORE

The MJ1400 Series of circuits have been specifically designed for use in 30 channel PCM systems.

The MJ1474 retimes the received 30 (+2) channel PCM data stream to the exchange clock and also produces a 5-bit output which identifies the individual channels within the retimed data stream.

Slip is handled by control logic which causes a repetition (or jump) of channel 0 for two consecutive frames whenever the Store capacity is about to be exceeded.

### FEATURES

- 5V - 50mA Power Requirements
- Performance Guaranteed Over 0-70°C Temperature Range
- Performs Slip/Alignment Function in 2.048 MBIT PCM Systems
- Conforms to Relevant CCITT Recommendations
- Compatible with MJ1472, 3 Control Formats
- Fabricated in NMOS Technology
- Inputs and Outputs TTL Compatible




Fig.1 Pin connections - top view

### ABSOLUTE MAXIMUM RATINGS

Voltage on any pin with respect to V<sub>SS</sub> : 7V  
Storage temperature : -55°C to +155°C




Fig. 2 Block diagram of MJ1473

**ELECTRICAL CHARACTERISTICS**

**Test conditions (unless otherwise stated):**

Supply voltage 5V ± 0.25V

Ambient operating temperature 0° C to +70° C

Package thermal resistance 60° C/watt

**DC CHARACTERISTICS**

Characteristic	Symbol	Inputs/outputs	Value			Units	Test conditions
			Min.	Typ.	Max.		
High-level input voltage	V <sub>IH</sub>	All inputs	2.0			V	
Low-level input voltage	V <sub>IL</sub>	All inputs			0.8	V	
High-level output voltage	V <sub>OH</sub>	All outputs	2.7			V	-60µA
Low-level output voltage	V <sub>OL</sub>	All outputs except I <sub>0</sub> - I <sub>4</sub>			0.5	V	0.8mA
High-level input current	I <sub>IH</sub>	All inputs			50	µA	V <sub>IN</sub> = 5.25V 25° C
Low-level output voltage	V <sub>OL1</sub>	Outputs I <sub>0</sub> - I <sub>4</sub>			0.4	V	3mA
High-level output current	I <sub>OH</sub>	All outputs	60			µA	V <sub>OH</sub> = 2.7V
Low-level output current	I <sub>OL0</sub>	All outputs except I <sub>0</sub> - I <sub>4</sub>	0.8			mA	V <sub>OH</sub> = 0.5V
Low-level output current	I <sub>OL1</sub>	Outputs I <sub>0</sub> - I <sub>4</sub>	3.0			mA	V <sub>OL</sub> = 0.4V
Input capacitance	C <sub>IN</sub>	All inputs			10	pF	1MHz 100mV
Supply current	I <sub>CC</sub>			50	80	mA	

**AC CHARACTERISTICS**

Characteristics	Symbol	Value			Units	Conditions
		Min.	Typ.	Max.		
D <sub>OUT</sub>	t <sub>pd1</sub>			100	ns	Fig. 4 for loading; measure from CKL leading edge. See Fig. 5 for definition. Fig. 3 for loading; measure from CR and CKL. See Fig. 5 for definition. Fig. 3 for loading; measure from CKL trailing edge. See Fig. 5 for definition. Fig. 4 for loading; measure from CR trailing edge.
TP1	t <sub>pd2</sub>			150	ns	
TP2	t <sub>pd3</sub>			150	ns	
I <sub>0</sub> - I <sub>4</sub>	t <sub>pd4</sub>			200	ns	
Required delay from D <sub>IN</sub> transition to CKL leading edge	t <sub>1</sub>	50		430	ns	
Required delay from FAT + MIR transition to CKL leading edge	t <sub>2</sub>	50		430	ns	
Required delay from CS transition to CKL trailing edge	t <sub>3</sub>	50		430	ns	

**CIRCUIT DIAGRAM**

The line timing circuit consists of a 9-bit counter clocked by CKL and preset by PR. Counter states are decoded to form slip commands for the slip control logic and enable signals for the data inserter. The counter also controls the switching logic that delivers the write signals for the two elastic stores, i.e. channel and address, and the guard signals for the slip control circuit.

The channel elastic store has the function of retiming the 32 channels from D<sub>IN</sub>, clocked by CKL, to D<sub>OUT</sub> clocked by the exchange clock CKE. The address elastic store has the function of retiming the address of the 32 channels from the line clock CKL to parallel I<sub>0</sub> to I<sub>4</sub> outputs clocked by the exchange clock CKE.

The elastic stores are controlled by a slip control logic, which compares guard signals and the read reference signal. The read reference is generated together with 4 read signals from a 2-bit counter, driven by CR, in the exchange timing circuit. When the store capacity is about to be exceeded the slip control logic becomes active. The effects are a repetition (or jump) of channel zero for the two consecutive frames. Full capacity is always recovered after a normal slip. The

contents of all other channels are unchanged during a slip.

A slip may also be forced in the presence of signal EN. This effect is a repetition (or jump) of channel 0 and address 0 for one frame only.

The data inserter modifies channel 0 data out according to Table 1:

Position	1	2	3	4	5	6	7	8
Frame TA	X	X	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>	Y <sub>4</sub>	Y <sub>5</sub>	Y <sub>6</sub>
Frame TB	X	1	Y <sub>7</sub>	SL	X	X	X	X

Table 1 TSO format

Where SL is generated by the slip control logic Y<sub>1</sub> to Y<sub>7</sub> are external inputs and X indicates transparency through the circuit.

The circuit also has a master reset (MR) input for initialization of slip control and exchange timing circuits. TP1 and TP2 are also available as test points.

All inputs and outputs are compatible with LSTTL. Outputs I<sub>0</sub> - I<sub>4</sub> are capable of sinking 3mA at 0.4V.




Fig.3




Fig.4




Fig.5 Waveforms for  $t_{pd}$




Fig.6 Timing diagram