# 140W, 28V High Power RF LDMOS FETs

## **Description**

The MK0514 is a 140-watt, highly rugged, unmatched LDMOS FET, designed for wide-band commercial and industrial applications with frequencies HF to 1 GHz. It can be used in Class AB/B and Class C for all typical modulation formats.

•Typical Performance (On Innogration fixture with device soldered):

 $V_{DD}$  = 28 Volts,  $I_{DQ}$  = 800 mA, CW.

Frequency	Gp (dB)	P <sub>-1dB</sub> (W)	η <sub>D</sub> @P <sub>-1</sub> (%)
1000 MHz	18	140	60

## **Features**

- High Efficiency and Linear Gain Operations
- Integrated ESD Protection
- Excellent thermal stability, low HCI drift
- Large Positive and Negative Gate/Source Voltage Range for Improved Class C Operation
- Pb-free, RoHS-compliant

## **Suitable Applications**

- 2-30MHz (HF or Short wave communication)
- 30-88MHz (Ground communication)
- 54-88MHz (TV VHF I)
- 88-108MHz (FM)
- 118 -140MHz (Avionics)

- 136-174MHz (Commercial ground communication)
- 160-230MHz (TV VHF III)
- 30-512MHz (Jammer, Ground/Air communication)
- 470-860MHz (TV UHF)
- 100kHz 1000MHz (ISM, instrumentation)

**Table 1. Maximum Ratings** 

S S			
Rating	Symbol	Value	Unit
DrainSource Voltage	V <sub>DSS</sub>	+95	Vdc
GateSource Voltage	V <sub>GS</sub>	-10 to +10	Vdc
Operating Voltage	V <sub>DD</sub>	+40	Vdc
Storage Temperature Range	Tstg	-65 to +150	°C
Case Operating Temperature	T <sub>c</sub>	+150	°C
Operating Junction Temperature	T,	+225	°C

### **Table 2. Thermal Characteristics**

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction to Case	D. in	0.4	0000
T <sub>C</sub> = 85°C, T <sub>J</sub> =200°C, DC test	Rejc	0.4	°C/W

#### **Table 3. ESD Protection Characteristics**

Test Methodology	Class		
Human Body Model (per JESD22A114)	Class 2		

# 

# **MK0514 LDMOS TRANSISTOR**

Document Number: MK0514 Product Datasheet V1.0


**Table 4. Electrical Characteristics** ( $T_A = 25$  °C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit	
DC Characteristics (per half section)						
Drain-Source Voltage	V	05			W	
$V_{GS}$ =0, $I_{DS}$ =1.0mA	$V_{(BR)DSS}$	95			V	
Zero Gate Voltage Drain Leakage Current				4	٨	
$(V_{DS} = 75V, V_{GS} = 0 V)$	I <sub>DSS</sub>			1	μΑ	
Zero Gate Voltage Drain Leakage Current				4	^	
$(V_{DS} = 28 \text{ V}, V_{GS} = 0 \text{ V})$	I <sub>DSS</sub>			1	μА	
GateSource Leakage Current	_			4	^	
$(V_{GS} = 10 \text{ V}, V_{DS} = 0 \text{ V})$	I <sub>GSS</sub>			1	μΑ	
Gate Threshold Voltage	V (II)		2.2		V	
$(V_{DS} = 28V, I_D = 400 \mu A)$	V <sub>GS</sub> (th)		2.2		V	
Gate Quiescent Voltage			2.4		V	
$(V_{DD} = 28 \text{ V}, I_D = 800 \text{ mA}, \text{ Measured in Functional Test})$	$V_{GS(Q)}$		3.1		V	
Common Source Input Capacitance			70		, F	
$(V_{GS} = 0V, V_{DS} = 28 V, f = 1 MHz)$	C <sub>ISS</sub>		70		pF	
Common Source Output Capacitance	0		20 F		, F	
$(V_{GS} = 0V, V_{DS} = 28 V, f = 1 MHz)$	C <sub>oss</sub>		29.5		pF	
Common Source Feedback Capacitance	0		4.4		_	
$(V_{GS} = 0V, V_{DS} = 28 V, f = 1 MHz)$	C <sub>RSS</sub>		1.1		pF	
Functional Tests (In Demo Test Fixture, 50 ohm system) $V_{DD} = 28 \ V_{DD}$	/dc, I <sub>DQ</sub> = 1000 m	nA, f = 800 MH	z, CW Signal N	Measurements.		
Power Gain	Gp		18		dB	
Drain Efficiency@P1dB	η <sub>D</sub>		60		%	
1 dB Compression Point	P <sub>-1dB</sub>		140		W	
Input Return Loss	IRL		-7		dB	
Load Mismatch (In Innogration Test Fixture, 50 ohm system): V	<sub>DD</sub> = 28 Vdc, I <sub>DQ</sub> :	= 800 mA, f = 1	000 MHz			
VSWR 20:1 at 140W pulse CW Output Power	No Device D	egradation				

# **MK0514 LDMOS TRANSISTOR**

## **Package Outline**

## Flanged ceramic package; 2 mounting holes; 4 leads



UNIT	A	b	С	D	<b>D</b> <sub>1</sub>	e	E	E <sub>1</sub>	F	Н	H1	L	р	Q	q	U <sub>1</sub>	U <sub>2</sub>	W <sub>1</sub>	W <sub>2</sub>
mm	4.72 3.43	3.94 3.68	0.15 0.08	20.02 19.61	19.96 19.66	8.89	9.50 9.30	9.53 9.25	1.14 0.89	19.94 18.92	12.83 12.57	5.33 4.32	3.38 3.12	1.70 1.45	27.94	34.16 33.91	9.91 9.65	0.25	0.51
inches	0.186 0.135	0.155 0.145	0.006 0.003	0.788 0.772	0.786 0.774	0.35	0.374	0.375 0.364	0.045 0.035	0.785 0.745	0.505 0.495	0.210 0.170	0.133 0.123	0.067 0.057	1.100	1.345 1.335	0.390 0.380	0.01	0.02

OUTLINE		REFERENCE	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	IOOOL DATE
PKG-B4E					03/12/2013

# MK0514 LDMOS TRANSISTOR

Document Number: MK0514 Product Datasheet V1.0

## **Revision history**

#### Table 5. Document revision history

Date	Revision	Datasheet Status
2017/4/6	Rev 1.0	Product Datasheet

### **Disclaimers**

Specifications are subject to change without notice. Innogration believes the information contained within this data sheet to be accurate and reliable. However, no responsibility is assumed by Innogration for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Innogration . Innogration makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose. "Typical" parameters are the average values expected by Innogration in large quantities and are provided for information purposes only. These values can and do vary in different applications and actual performance can vary over time. All operating parameters should be validated by customer's technical experts for each application. Innogration products are not designed, intended or authorized for use as components in applications intended for surgical implant into the body or to support or sustain life, in applications in which the failure of the Innogration product could result in personal injury or death or in applications for planning, construction, maintenance or direct operation of a nuclear facility. For any concerns or questions related to terms or conditions, pls check with Innogration and authorized distributors Copyright © by Innogration (Suzhou) Co.,Ltd.