# Multiplier and Zero Delay Buffer

### **Description**


The MK2302S-01is a high performance Zero Delay Buffer (ZDB) which integrates ICS' proprietary analog/digital Phase Locked Loop (PLL) techniques. The chip is part of ICS' ClockBlocks<sup>TM</sup> family and was designed as a performance upgrade to meet today's higher speed and lower voltage requirements. The zero delay feature means that the rising edge of the input clock aligns with the rising edges of both output clocks, giving the appearance of no delay through the device. There are two outputs on the chip, one being a low-skew divide by two of the other output.

The MK2302S-01 is ideal for synchronizing outputs in a large variety of systems, from personal computers to data communications to graphics/video. By allowing off-chip feedback paths, the device can eliminate the delay through other devices.

#### **Features**

- 8 pin SOIC package
- Low input to output skew of 250ps max
- Absolute jitter ± 500ps
- Propagation Delay ± 350ps
- Ability to choose between different multipliers from 0.5X to 16X
- Output clock frequency up to 133 MHz at 3.3V
- Can recover degraded input clock duty cycle
- Output clock duty cycle of 45/55
- Full CMOS clock swings with 25mA drive capability at TTL levels
- Advanced, low power CMOS process
- Operating voltage of 3.3V or 5V
- Industrial temperature version available


### **Block Diagram**



External feedback can come from CLK1 or CLK2 (see table on page 2)



# **Pin Assignment**



# **Clock Multiplier Decoding Table 1**

(Multiplies Input clock by shown amount)

FBIN	S1	S0	CLK1	CLK2
CLK1	0	0	2 X ICLK	ICLK
CLK1	0	1	4 X ICLK	2 X ICLK
CLK1	1	0	ICLK	ICLK/2
CLK1	1	1	8 X ICLK	4 X ICLK
CLK2	0	0	4 X ICLK	2 X ICLK
CLK2	0	1	8 X ICLK	4 X ICLK
CLK2	1	0	2 X ICLK	ICLK
CLK2	1	1	16 X ICLK	8 XICLK

# **Pin Descriptions**

Pin Number	Pin Name	Pin Type	Pin Description			
1	FBIN	Input	Feedback clock input.			
2	ICLK	Input	Reference clock input.			
3	GND	Power	Connect to ground.			
4	S0	Input	Select 0 for output clock per decoding table above. Pull-up.			
5	S1	Input	Select 1 for output clock per decoding table above. Pull up.			
6	CLK1	Output	Clock output per table above.			
7	VDD	Power	Connect to +3.3V or +5.0V.			
8	CLK2	Output	Clock output per table above. Low skew divide by two of pin 6 clock.			



#### **External Components**

The MK2302S-01 requires a  $0.01\mu\text{F}$  decoupling capacitor to be connected between VDD and GND. It must be connected close to the part to minimize lead inductance. No external power supply filtering is required for this device. A  $33\Omega$  series terminating resistor can be used next to each output pin.

Using CLK1 as the feedback will always result in synchronized rising edges between ICLK and CLK1. However, the CLK2 could be a falling edge compared with ICLK. ICS recommends using CLK2 feedback whenever possible. This will synchronize the rising edges of all three clocks.

#### **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the MK2302S-01. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	7V
All Inputs and Outputs	-0.5V to VDD+0.5V
Ambient Operating Temperature	-55 to 125°C
Storage Temperature	-65 to +150°C
Junction Temperature	175°C
Power Dissipation	0.5W

### **Recommended Operation Conditions**

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature, Commercial	0		+70	°C
Ambient Operating Temperature, Industrial	-40		+85	°C
Power Supply Voltage (measured in respect to GND)	+4.5	+5.0	+5.5	V
Power Supply Voltage (measured in respect to GND)	+3.15	+3.3	+3.45	V



#### **DC Electrical Characteristics**

VDD = 3.3V  $\pm$ 5%, Ambient Temperature 0 to  $\pm$ 70°C or  $\pm$ 40°C to 85°C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.15		3.45	V
Operating Current	IDD			20		ma
Input High Voltage	V <sub>IH</sub>	ICLK, FBIN	2			V
Input Low Voltage	$V_{IL}$	ICLK, FBIN			0.8	V
Input High Voltage	V <sub>IH</sub>	S0, S1	VDD-0.5			V
Input Low Voltage (mid-level)	V <sub>IM</sub>	S0, S1		VDD/2		V
Input Low Voltage	$V_{IL}$	S0, S1			0.5	V
Output High Voltage (CMOS High)	V <sub>OH</sub>	I <sub>OH</sub> = -4 mA	VDD-0.4			V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -12 mA	2.4			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 12mA			0.4	V
Short Circuit Current	Ios	Each output		±70		mA
Input Capacitance	C <sub>IN</sub>	S0, S1		5		pF

VDD = 5V  $\pm 10\%$ , Ambient Temperature 0 to +70°C or -40°C to 85°C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD	5V	4.5		5.5	V
Operating Current	IDD			30		ma
Input High Voltage	V <sub>IH</sub>	ICLK, FBIN	2			V
Input Low Voltage	$V_{IL}$	ICLK, FBIN			0.8	V
Input High Voltage	V <sub>IH</sub>	S0, S1	VDD-0.5			V
Input Low Voltage (mid-level)	V <sub>IM</sub>	S0, S1		VDD/2		V
Input Low Voltage	$V_{IL}$	S0, S1			0.5	V
Output High Voltage (CMOS High)	V <sub>OH</sub>	I <sub>OH</sub> = -4 mA	VDD-0.4			V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -12 mA	2.4			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 12mA			0.4	V
Short Circuit Current	Ios	Each output		±100		mA
Input Capacitance	C <sub>IN</sub>	S0, S1		5		pF



#### **AC Electrical Characteristics**

VDD = 3.3V or 5V  $\pm$ 5%, Ambient Temperature 0 to  $\pm$ 70° C or  $\pm$ 40°C to 85°C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency, ICLK FBIN from CLK/2		;	See table on page 2			
Output Clock Frequency		CLK1	10		168	MHz
Output to Output Skew				100	175	ps
Input to Output Jitter		40 - 150 MHz			200	ps
Input Skew,		ICLK to FBIN, CLK>30MHz, Note 1	-300		300	ps
		ICLK to FBIN, CLK<30MHz, Note 1	-600		600	ps
Output Clock Rise Time		0.8 to 2.0V, Note 2		8.0	1	ns
Output Clock Fall Time		2.0 to 0.8V, Note 2		0.8	1	ns
Output Clock Duty Cycle		at VDD/2	40	49 - 51	60	%

Note 1: Assumes clocks with same rise time, measured from rising edges at VDD/2

#### **Thermal Characteristics**


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to	$\theta_{JA}$	Still air		150		°C/W
Ambient	$\theta_{JA}$	1 m/s air flow		140		°C/W
	$\theta_{JA}$	3 m/s air flow		120		°C/W
Thermal Resistance Junction to Case	$\theta_{JC}$			40		°C/W

Note 2: Measured with 27  $\!\Omega$  terminating resistor and 15 pF loads



#### Package Outline and Package Dimensions (8 pin SOIC, 150 Mil. Body)

Package dimensions are kept current with JEDEC Publication No. 95



### **Ordering Information**

Part / Order Number	Marking (for both)	Shipping Pkg	Package	Temperature
MK2302S-01	MK2302S-01	Tubes	8 pin SOIC	0 to +70° C
MK2302S-01T	MK2302S-01	Tape and Reel	8 pin SOIC	0 to +70° C
MK2302S-01I	MK2302S-01I	Tubes	8 pin SOIC	-40 to 85° C
MK2302S-01IT	MK2302S-01I	Tape and Reel	8 pin SOIC	-40 to 85° C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.