

# MK3805 Buffer/Clock Driver


## **Description**

The MK3805 is a non-inverting clock driver/buffer providing two independent banks of four outputs each. These buffers have a tri-state output enable input (active low) with 1-input, 5-output configuration per group. The skew between the outputs of the same package is 0.5 ns and the skew between the outputs of different packages is 0.8 ns. The maximum input to output delay is 4.5 ns.

#### **Features**

- Packaged in 20 pin SSOP or 20 pin SOIC
- Five outputs for each bank with one clock input
- Two separate banks of five outputs each
- Advanced, low power, CMOS process
- · Ten output clocks
- Two separate inputs
- Industrial temperature range -40°C to +85°C
- · Hysteresis on all inputs

## **Block Diagram**





# Pin Assignment

			1	
VCC	1	20		VCC
OA0	2	19		ОВ0
OA1	3	18		OB1
OA2	4	17		OB2
GND	5	16		GND
OA3	6	15		OB3
OA4	7	14		OB4
GND	8	13		MON
$\overline{OEA}$	9	12		OEB
INA	10	11		INB

20 pin (150 mil) SSOP/20 pin (300mil) SOIC

## **Truth Table**

Inp	uts	Outputs		
OEA, OEB	INA, INB	OAN, OBN	MON	
L	L	L	L	
L H		Н	Н	
Н	L	Z	L	
Н	Н	Z	Н	

# **Pin Descriptions**

Pin Number	Pin Name	Pin Type	Pin Description
1	VCC	Power	Connect to +3.3 V
2	OA0	Output	Clock output.
3	OA1	Output	Clock output.
4	OA2	Output	Clock output.
5	GND	Power	Connect to ground.
6	OA3	Output	Clock output.
7	OA4	Output	Clock output.
8	GND	Power	Connect to ground.
9	OEA	Input	Tri state output enable input (active low).
10	INA	Input	Clock input.
11	INB	Input	Clock input.
12	OEB	Input	Tri state output enable input (active low).
13	MON	Output	Monitor output.
14	OB4	Output	Clock output.
15	OB3	Output	Clock output.
16	GND	Power	Connect to ground.
17	OB2	Output	Clock output.
18	OB1	Output	Clock output.
19	OB0	Output	Clock output.
20	VCC	Power	Connect to +3.3 V



### **External Components**

The MK3805 requires a minimum number of external components for proper operation.

#### **Decoupling Capacitors**

Decoupling capacitors of  $0.01\mu F$  must be connected between VDD and GND, as close to these pins as possible. For optimum device performance, the decoupling capacitors should be mounted on the component side of the PCB. Avoid the use of vias in the decoupling circuit.

#### **Series Termination Resistor**

When the PCB trace between the clock outputs and the loads are over 1 inch, series termination should be used. To series terminate a  $50\Omega$  trace (a commonly used trace impedance) place a  $33\Omega$  resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is  $20\Omega$ .

## **PCB Layout Recommendations**

For optimum device performance and lowest output phase noise, the following guidelines should be observed.

- 1) The  $0.01\mu F$  decoupling capacitors should be mounted on the component side of the board as close to the VDD pins as possible. No vias should be used between the decoupling capacitors and VDD pins. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via.
- 2) To minimize EMI the  $33\Omega$  series termination resistor, if needed, should be placed close to the clock output.
- 3) An optimum layout is one with all components on the same side of the board, minimizing vias through the signal layers. Other signal traces should be routed away from the MK3805. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device.

## **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the MK3805. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	7V
All Inputs and Outputs	-0.5V to VDD+0.5V
Ambient Operating Temperature	-40 to +85°C
Storage Temperature	-65 to +150°C
Junction Temperature	175°C
Soldering Temperature	260°C



# **Recommended Operation Conditions**

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature	-40		+85	°C
Power Supply Voltage (measured in respect to GND)	+3.13	+3.3	+3.46	V

# **DC Electrical Characteristics**

Unless stated otherwise, VDD =  $3.3V \pm 5\%$ , Ambient Temperature -40°C to +85°C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.13	3.3	3.46	V
Supply Current	IDD	No load, OEA,OEB GND, fo=10MHz, 50% duty cycle		3.3		mA
	IDD	No load, OEA,OEB GND, fo=2.5MHz, 50% duty cycle		1.8		mA
Quiescent Current	ICC			3	30	μΑ
Input High Voltage	V <sub>IH</sub>		2			V
Input Low Voltage	V <sub>IL</sub>				0.8	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4 mA	VDD-0.4			V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -12 mA	2.4			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 12mA			0.4	V
Short Circuit Current	Ios	CLK output		±50		mA
Input Capacitance				5		pF
Nominal Output Impedance	Z <sub>O</sub>			20		Ω
Input Hysteresis	V <sub>H</sub>			150		mV



## **AC Electrical Characteristics**


Unless stated otherwise, VDD =  $3.3V \pm 5\%$ , Ambient Temperature -40°C to +85°C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Skew between outputs of same package)	tsk <sub>(o)</sub>	CL=50pF, RL=500Ω			0.5	ns
Skew between outputs of different packages at same temp (same transition)	tsk <sub>(t)</sub>	CL=50pF, RL=500Ω			0.8	ns
Propagation Delay INA to OAN INB to OBN	tPLH, tPHL	CL=50pF, RL=500Ω	1.5		4.5	ns
Rise time of the output 0.8V to 2.0V	tR	CL=50pF, RL=500Ω			2	ns
Fall time of the output 2.0V to 0.8V	tF	CL=50pF, RL=500Ω			2	ns
Output Enable Time	OEA to OAN, OEB to OBN	CL=50pF, RL=500Ω	1.5		6.2	ns
Output Disable Time	OEA to OAN, OEB to OBN	CL=50pF, RL=500Ω	1.5		5.0	ns
Duty Cycle Measured at VDD/2		CL=50pF, RL=500Ω	45		55	%
Operating Frequency		CL=50pF, RL=500Ω	1		100	MHz



# Package Outline and Package Dimensions (20 pin SOIC, 300Mil. Body)


Package dimensions are kept current with JEDEC Publication No. 95





## Package Outline and Package Dimensions (20 pin SSOP, 150Mil. Body)

Package dimensions are kept current with JEDEC Publication No. 95



# **Ordering Information**

Part / Order Number	Marking	Shipping packaging	Package	Temperature
MK3805SI	MK3805SI	Tubes	20 pin SOIC	-40 to +85° C
MK3805SIT	MK3805SI	Tape and Reel	20 pin SOIC	-40 to +85° C
MK3805RI	MK3805RI	Tubes	20 pin SSOP	-40 to +85° C
MK3805RIT	MK3805RI	Tape and Reel	20 pin SSOP	-40 to +85° C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.