

MOSTEK[®]

3870 SINGLE CHIP MICRO FAMILY

MK3870 and MK38P70

MK3870 FEATURES

- Available with 1K, 2K, 3K, or 4K bytes of mask programmable ROM memory
- 64 bytes scratchpad RAM
- Available with 64 bytes executable RAM
- 32 bits (4 ports) TTL compatible I/O
- Programmable binary timer
 - Interval timer mode
 - Pulse width measurement mode
 - Event counter mode
- External interrupt input
- Crystal, LC, RC, or external time base options

- Low power (275 mW typ.)
- Single +5 volt supply


MK38P70 FEATURES

- EPROM version of MK3870
- Piggyback PROM (P-PROM)[™] package
- Accepts 24 pin or 28 pin EPROM memories
- Identical pinout as MK3870
- In-Socket emulation of MK3870


GENERAL DESCRIPTION

The MK3870 is a complete 8-bit microcomputer on a single MOS integrated circuit. The MK3870 can execute a set of more than 70 instructions, and is completely software compatible with the rest of the devices in the 3870 family. The MK3870 features 1-4K bytes of ROM and optional additional executable RAM depending on the specific part type designated by a slash number suffix. The MK3870 also features 64 bytes of scratchpad RAM, a programmable binary timer, and 32 bits of I/O.


The programmable binary timer operates by itself in the interval timer mode or in conjunction with the external interrupt input in the pulse width measurement and the



MK3870 PIN CONNECTIONS




MK38P70 PIN CONNECTIONS



VIII

MK3870 BLOCK DIAGRAM

Figure 1



event counter modes of operation. Two sources of vectored, prioritized interrupt are provided with the binary timer and the external interrupt input. The user has the option of specifying one of four clock sources for the MK3870 and MK38P70: Crystal, LC, RC, or external clock. In addition, the user can specify either a $\pm 10\%$ power supply tolerance or a $\pm 5\%$ power supply tolerance.

The MK38P70 microcomputer is the PROM based version of the MK3870. It is called the piggyback PROM (P-PROM)TM because of its packaging concept. This concept allows a standard 24-pin or 28 pin EPROM to be mounted directly on top of the microcomputer itself. The EPROM can be removed and reprogrammed as required with a standard PROM programmer. The MK38P70 retains exactly the same pinout and architectural features as other members of the 3870 family. The MK38P70 is discussed in more detail in a later section.

PIN NAME	DESCRIPTION	TYPE
P0-0 -- P0-7	I/O Port 0	Bidirectional
P1-0 -- P1-7	I/O Port 1	Bidirectional
P4-0 -- P4-7	I/O Port 4	Bidirectional
P5-0 -- P5-7	I/O Port 5	Bidirectional
STROBE	Ready Strobe	Output
EXT INT	External Interrupt	Input
RESET	External Reset	Input
TEST	Test Line	Input
XTL 1, XTL 2	Time Base	Input
V _{CC} , GND	Power Supply Lines	Input

FUNCTIONAL PIN DESCRIPTION

P0-0--P0-7, P1-0--P1-7, P4-0--P4-7, and P5-0--P5-7 are 32 lines which can be individually used as either TTL compatible inputs or as latched outputs.

STROBE is a ready strobe associated with I/O Port 4. This pin, which is normally high, provides a single low pulse after valid data is present on the P4-0--P4-7 pins during an output instruction.

RESET may be used to externally reset the MK3870. When pulled low the MK3870 will reset. When then allowed to go high the MK3870 will begin program execution at program location H '000'.

EXT INT is the external interrupt input. Its active state is software programmable. This input is also used in conjunction with the timer for pulse width measurement and event counting.

XTL 1 and XTL 2 are the time base inputs to which a crystal, LC network, RC network, or an external single-phase clock may be connected. The time base network must be specified when ordering a mask ROM MK3870. The MK38P70 will operate with any of the four configurations.

TEST is an input, used only in testing the MK3870. For normal circuit function this pin may be left unconnected, but

It is recommended that TEST be grounded.

V_{CC} is the power supply input (single +5V).


MK3870 ARCHITECTURE

The basic functional elements of the MK3870 are shown in Figure 1. A programming model is shown in Figure 2. The

architecture is common to all members of the 3870 family. All 3870 devices are instruction set compatible and differ only in amount and type of ROM, RAM, and I/O. The unique features of the MK3870 are discussed in the following sections. The user is referred to the 3870 Family Technical Manual for a thorough discussion of the architecture, instruction set, and other features which are common to all 3870 family devices.

MK3870 PROGRAMMABLE REGISTERS, PORTS, AND MEMORY MAP


Figure 2



VIII

**MK3870 MAIN MEMORY
SIZES AND TYPES BY SLASH NUMBERS**

Figure 3



All devices contain 64 bytes of scratchpad RAM.


NOTE: Data derived from addressing any locations other than those within a part's specified ROM space or RAM space (if any) are not tested nor are the data guaranteed. Users should refrain from entering this area of the memory map.

Device	Scratchpad RAM Size (Decimal)	Address Register Size (P0, P, DC, DC1)	ROM Size (Decimal)	Executable RAM Size
MK3870/10	64 bytes	12 bits	1024 bytes	0 bytes
MK3870/12	64 bytes	12 bits	1024 bytes	64 bytes
MK3870/20*	64 bytes	12 bits	2048 bytes	0 bytes
MK3870/22	64 bytes	12 bits	2048 bytes	64 bytes
MK3870/30	64 bytes	12 bits	3072 bytes	0 bytes
MK3870/32	64 bytes	12 bits	3072 bytes	64 bytes
MK3870/40	64 bytes	12 bits	4096 bytes	0 bytes
MK3870/42	64 bytes	12 bits	4032 bytes	64 bytes



*The MK3870/20 is equivalent to the original 3870 device in memory size; however, the original 3870 had an 11-bit Address Register. The original 3870 with 11-bit Address Register is available where required. Consult the section describing ROM Code Ordering Information for additional information.

I/O PIN CONCEPTUAL DIAGRAM WITH OUTPUT BUFFER OPTIONS

Figure 4



OUTPUT BUFFER OPTIONS (MASK PROGRAMMABLE)



Ports 0 and 1 are Standard Output type only.

Ports 4 and 5 may both be any of the three output options (mask programmable bit by bit)

The **STROBE** output is always configured similar to a Direct Drive Output except that it is capable of driving 3 TTL loads.

RESET and **EXT INT** may have standard 6KΩ (typical) pull-up or may have no pull-up. (mask programmable).

RESET and **EXT INT** do not have internal pull up on the MK38P70.

MK3870 MAIN MEMORY

There are four address registers used to access main memory. These are the Program Counter (PO), the Stack Register (P), the Data Counter (DC), and the Auxiliary Data Counter (DC1). The Program Counter is used to address instructions or immediate operands. The Stack Register is used to save the contents of the Program Counter during an interrupt or subroutine call. Thus, the Stack Register contains the return address at which processing is to resume upon completion of the subroutine or interrupt routine. The Data Counter is used to address data tables. This register is auto-incrementing. Of the two data counters, only Data Counter (DC), can access the ROM. However, the XDC instruction allows the Data Counter and Auxiliary Data Counter to be exchanged.

The graph in Figure 3 shows the amounts of ROM and executable RAM for every available slash number in the MK3870 pin configuration.

EXECUTABLE RAM

The upper bytes of the address space in some of the MK3870 devices are RAM memory. As with the ROM memory, the RAM may be addressed by the PO and the DC address registers. The executable RAM may be addressed by all MK3870 instructions which address Main Memory. Additionally, the MK3870 may execute an instruction sequence which resides in the executable RAM. Note this cannot be done with the scratchpad RAM memory, which is the reason the term "executable RAM" is given to this additional memory.

I/O PORTS

The MK3870 provides four, 8 bit bidirectional Input/Output ports. These are ports 0, 1, 4, 5. In addition, the Interrupt Control Port is addressed as Port 6 and the binary timer is addressed as Port 7. The programming of Ports 6 and 7 and the bidirectional I/O pin are covered in the 3870 Family Technical Manual. The schematic of an I/O pin and available output drive options are shown in Figure 4.

An output ready strobe is associated with Port 4. This flag may be used to signal a peripheral device that the MK3870 has just completed an output of new data to Port 4. The strobe provides a single low pulse shortly after the output operation is completely finished, so either edge may be used to signal the peripheral. STROBE may also be used as an input strobe to Port 4 after completing the input operation.

MK38P70 GENERAL DESCRIPTION

The MK38P70 is the EPROM version of the MK3870. It retains an identical pinout with the MK3870, which is documented in the section of this data sheet entitled "FUNCTIONAL PIN DESCRIPTION". The MK38P70 is housed in two packages which incorporate a 28-pin socket

located directly on top of the package. A number of standard EPROMs may be plugged into this socket.

The MK38P70 can act as an emulator for the purpose of verification of user code prior to the ordering of mask ROM MK3870 devices. Thus, the MK38P70 eliminates the need for emulator board products. In addition, several MK38P70s can be used in prototype systems in order to test design concepts in field service before committing to high-volume production with mask ROM MK3870s. The compact size of the MK38P70/EPROM combination allows the packaging of such prototype systems to be the same as that used in production. Finally, in low-volume applications, the MK38P70 can be used as the actual production device.

Most of the material which has been presented for the MK3870 in this document applies to the MK38P70. This includes the description of the pin configuration, architecture, programming model, and I/O ports. Additional information is presented in the following sections.

MK38P70 MAIN MEMORY

There are two basic versions of the MK38P70. These are the 97400 series and the 97500 series. The 97400 series parts have twelve bit address capability thus a total 4K memory map like the MK3870 ROM devices. The 97500 series has 16 bit address capability.

As can be seen from Figure 6, both the 97400 series and the 97500 series contain on-chip RAM in the upper portion of their memory maps and no on-chip ROM. Instead of on-chip ROM, address and data lines are brought out to the 28 pin socket located directly on top of the 40 pin package so that external memory devices (principally EPROMs) are addressed.

By using an external EPROM, the 38P70 may be used to emulate the 3870 ROM devices. The 97400 series can directly emulate the following devices.


MK3870/10
MK3870/20
MK3870/22
MK3870/30
MK3870/42

The MK3807/40 cannot be emulated exactly by the 97400 series because the 97400 devices have the 64 bytes of RAM in the upper memory map while the 3870/40 provides ROM memory in this address space.

Besides the difference in the size of the address registers, 97500 series can also emulate many of the 3870 ROM devices. This difference in address capability should not cause any functional difference as long as normal programming practice is used. That is, as long as address roll-over or automatic truncation is not used. One such usage would be an end around branch (branching forward


MK38P70 BLOCK DIAGRAM

Figure 5



MK38P70 MAIN MEMORY MAP

Figure 6



MK38P70 TYPE	SCRATCHPAD RAM SIZE (DECIMAL)	ADDRESS REGISTER SIZE	EXTERNALLY ADDRESSABLE MEMORY SIZE	INTERNAL EXECUTABLE RAM SIZE
97400 Series	64 bytes	12 bits	4032 bytes	64 bytes
97500 Series	64 bytes	16 bits	65472 bytes	64 bytes

MK38P70 devices have no internal ROM memory.

at upper memory to get to lower memory). Another case would be in using automatic truncation of data loaded into the 12 bit address registers on the ROM devices. For example, to access some particular location (03FF hex for example) via the data counter, one could load that address into DC using the DCI instruction. The instruction

DCI '73FF'

would cause 3FF to be loaded into the DC of the 3870 ROM device because the upper bits of the DC (bits 12-15) do not exist. If that instruction was followed by the LM instruction, the data stored at location 3FF would be obtained. The 97500 series devices would not truncate the 73FF address to 3FF. As previously stated, this type of programming is generally not done and thus the 97500 devices can be used to emulate the following devices directly.

MK3870/10
MK3870/20
MK3870/30
MK3870/40

The 97500 series can also be used to emulate the remainder of the 3870 devices as long as one accounts for the difference in the location of the RAM memory. In the 97500 devices, RAM is located at FFC0 through FFFF. While in 3870 devices this RAM (when it exists) is located at OFC0 through OFFF. When this minor difference is accounted for, the 97500 series will also emulate the following devices.

MK3870/22
MK3870/42

MK38P70 EPROM SOCKET

A 28 pin socket is located on top of the 40 pin package. When 24 pin memories are used, they are inserted so that pin 1 of the memory device is plugged into pin 3 of the socket (the 24 pin memory is lower justified in the 28 pin socket).

A 24 pin top socket was used so that the same package could be used for all 38P70 devices but could accommodate both 24 pin and 28 pin. Due to pin-out differences between various common memory devices, several different versions of the MK38P70 are provided with differing signals connected to particular pins on the 28 pin socket. Figure 7 shows the various options available.

MK38P70 I/O PORTS

For custom 3870 ROM codes, the user is given a bit by bit selection of I/O options on I/O ports 4 and 5. Additionally, the user has the option of selecting whether or not either RESET or EXT INT has an internal pull-up resistor. This flexibility allows about 172 million possible variations in I/O port and RESET and EXT INT configurations. Obviously, it is not practical to offer this variety in an "off the shelf" product

like the 38P70. Thus a few variations are offered which still give some flexibility to the designer. The available I/O options are also shown in Figure 7.

28 PIN SOCKET SIGNALS

The 40 package pins are the identical signals that are provided with the MK3870 ROM devices. In addition to these 40 inputs and outputs, various other signals are implemented on the 38P70 die which are available for connection to the top socket. Depending upon the particular version, some subset of these signals are connected to the 28 pin socket. These signals are described below.

A₀ - A₁₁ (97400 Series)
A₀ - A₁₅ (97500 Series)





These are the address buses. They are always outputs and a new address will appear on this bus during each machine cycle. Normally this is the address of op-codes or operands, but there are machine cycles wherein no op-code or operand is required by the CPU. During these cycles, an address is still provided but the data that may be read from that address is not used.

D₀ - D₇ (97400 and 97500 Series)

This is the bi-directional data bus for the external memory. Normally these lines are high impedance inputs. During op-code or operand reads, they receive data from the external memory and conduct it onto the internal 38P70 data bus. During those cycles wherein the operation is strictly internal to the 38P70, they remain hi-z inputs. Data may be presented to the 38P70 by an external memory device but it is not conducted onto the internal data bus. This includes machine cycles wherein op-codes or operands are read from the internal executable RAM. During the operand write machine cycle that occurs in the ST (store) instruction, they become push-pull outputs to conduct data to be written out to the external memory. However, if data is written to the internal executable RAM, this transaction is strictly internal and thus the data bus lines remain in their hi-z state. It, therefore, depends upon the address as to whether this bus becomes an active output bus or remains high impedance. If the address of the operand is not within the internal executable RAM space when a ST instruction is executed, D₀ - D₇ will become active outputs at the appropriate time, or else they will remain in the hi-z state. The 97400 devices do not provide a RD (read) control signal, nor is this signal provided on all versions of the 97500 series. Thus if a ST is executed with the operand address being that of external memory, that memory may access data and drive it onto D₀ - D₇ while the 38P70 is also driving data onto D₀ - D₇ and a bus conflict will result. This condition should be avoided; thus the user should note whether or not his external memory will drive D₀ - D₇ in this event. If it will drive D₀ - D₇, an ST with that operand address should be avoided. In general, one would not normally execute a write to a memory location where there is ROM or EPROM memory instead of RAM. However, some 3870 users have

Figure 7

DEVICE	PORT 4 I/O TYPE	PORT 5 I/O TYPE	SUPPORTS THESE MEMORY DEVICES	TOP 28 PIN SOCKET WIRING VERSION
MK97400	TTL	TTL	2716, 2516, 2532, 2758 MK34000 ROM	A
MK97410	Open Drain	Open Drain	2716, 2516, 2532, 2758 MK34000 ROM	A
MK97500	TTL	Open Drain	2716, 2516, 2532, 2758 MK34000 ROM	B
MK97501	TTL	Open Drain	2764, 2732, MK37000 ROM MK34000 ROM	C
MK97503	TTL	Open Drain	Use connector from 28 pin socket to memory bus	D



found the ST instruction useful even in devices like the 3870/20 which have no executable RAM. In this case it causes the data counter to increment (to perhaps totalize some event) but otherwise does nothing as one cannot write the internal ROM. No internal conflicts will occur if one attempts to write a 3870 ROM location. Most 97500 versions place a \overline{RD} (read, active low) signal on the top socket pin which matches the \overline{OE} (output enable, active low) input on most memories. Since \overline{RD} will remain high during an operand write, the external memory would not have its data outputs enabled and no conflict will occur.

\overline{MREQ} (97500 Series Only)

This is an active low output which occurs during each machine cycle. It goes high at the start of each cycle then goes low for the remainder of the cycle.

\overline{RD} (97500 Series Only)

This is the active low read output which goes high at the start of each cycle then goes low if data (op-codes or operands) are to be read from external memory. During cycles wherein a strictly internal operation occurs, \overline{RD} will

remain high. It will also remain high during an operand write cycle.

\overline{WR} (97500 Series Only)

This is the active low write control output. It is normally high but will go low then return high during an operand write if the address is not that of internal executable RAM.

FETCH (97500 Series Only)

This is the active low fetch status signal which signals that an op-code fetch occurred during that cycle. It is generated for use of the 97500 as a development system component.

It will go low during all op-code fetches whether from internal or external memory.

38P70 EXTERNAL MEMORY TIMING

The following Figures show the relative waveforms for the signals used to interface with external memory. The timing parameters are labeled. Their values are given in the A.C. Characteristics section of the Electrical Specifications.

97400 SERIES TIMING

Read Cycle

Figure 8





Figure 9



A. OP-CODE AND OPERAND READ FROM EXTERNAL MEMORY

Figure 9





Figure 9



C. EXAMPLES OF VARIOUS CYCLES

- ① Op-code fetch from external memory followed by an internal cycle (short cycle).
- ② Op-code fetch from external memory followed by an internal cycle (long cycle) such as an operand read or write internal executable RAM.
- ③ Op-code fetch from internal executable RAM.
- ④ Op-code fetch from internal executable RAM followed by a internal cycle (long cycle) such as an operand read or write of internal executable RAM.
- ⑤ First cycle of an interrupt acknowledge. Had an interrupt not occurred, this would have been an op-code fetch. If it would have been an external op-code fetch, RD will still go low but FETCH will not indicate a fetch cycle. Externally this would appear to be an operand read except that it occurs in a short cycle and all real operand reads occur in a long cycle.

3870 TIME BASE OPTIONS

The 3870 contains an on-chip oscillator circuit which provides an internal clock. The frequency of the oscillator circuit is set from the external time base network. The time base for the 3870 may originate from one of four sources:

- 1) Crystal
- 2) LC Network
- 3) RC Network
- 4) External Clock

The type of network which is to be used with the mask ROM MK3870 must be specified at the time when mask ROM devices are ordered. However, the MK38P70 may operate with any of the four configurations so that it may emulate any configuration used with a mask ROM device.

The specifications for the four configurations are given in the following text. There is an internal 26 pF capacitor between XTAL 1 and GND and an internal 26 pF capacitor between XTAL 2 and GND. Thus, external capacitors are not necessarily required. In all external clock modes the external time base frequently is divided by two to form the internal PHI clock.

CRYSTAL SELECTION

The use of a crystal as the time base is highly recommended as the frequency stability and reproduction from system to system is unsurpassed. The 3870 has an internal divide by two to allow the use of inexpensive and widely available TV Color Burst Crystals (3.58 MHz). Figure 11 lists the required crystal parameters for use with the 3870. The Crystal Mode time base configuration is shown in Figure 10.

Through careful buffering of the XTL1 pin it may be possible to amplify this waveform and distribute it to other devices. However, Mostek recommends that a separate active device (such as a 7400 series TTL gate) be used to oscillate the crystal and that the waveform from that oscillator be buffered and supplied to all devices, including the 3870, if a single crystal is to provide the time base for more than just a single 3870.


While a ceramic resonator may work with the 3870 crystal oscillator, it was designed specifically to support the use of this component. Thus, Mostek does not support the use of a ceramic resonator either through proper testing, parametric specification, or applications support.

LC NETWORK

The LC time base configuration can be used to provide a less expensive time base for the 3870 than can be provided with a crystal. However, the LC configuration is much less accurate than is the crystal configuration. The LC time base configuration is shown in Figure 12. Also shown in the figure are the specified parameters for the LC components, along with the formula for calculating the resulting time base frequency. The minimum value of the inductor which is required for proper operation of the LC time base network is 0.1 millihenries. The inductor must have a Q factor which is no less than 40. The value of C is derived from C external, the internal capacitance of the 3870, C_{XTL} , and the stray

CRYSTAL MODE CONNECTION

Figure 10



CRYSTAL PARAMETERS

Figure 11


- a) Parallel resonance, fundamental mode AT-Cut
- b) Shunt capacitance (C_0) = 7 pf max.
- c) Series resistance (R_s) = See table
- d) Holder = See table below.

Frequency	Series Resistance	Holder
$f = 2-2.7$ MHz	$R_s = 300$ ohms max	HC-6 HC-33
$f = 2.8-4$ MHz	$R_s = 150$ ohms max	HC-6 HC-18* HC-25* HC-33

*This holder may not be available at frequencies near the lower end of this range.

LC MODE CONNECTION

Figure 12



capacitances, C_{S1} and C_{S2} . C_{XTL} is the capacitance looking into the internal two port network at XTL1 and XTL2. C_{XTL} is listed under the "Capacitance" section of the Electrical Specifications. C_{S1} and C_{S2} are stray capacitances from XTL1 to ground and from XTL2 to ground, respectively. C external should also include the stray shunt capacitance across the inductor. This is typically in the 3 to 5 pF range and significant error can result if it is not included in the frequency calculation.

Variation in time base frequency with the LC network can arise from one of four sources: 1) Variation in the value of the inductor. 2) Variation in the value of the external capacitor. 3) Variation in the value of the internal capacitance of the 3870 at XTL1 and XTL2 and 4) Variation in the amount of stray capacitance which exists in the circuit. Therefore, the actual frequency which is generated by the LC circuit is within a range of possible frequencies, where the range of frequencies is determined by the worst case variation in circuit parameters. The designer must select component values such that the range of possible frequencies with the LC mode does not go outside of the specified operating frequency range for the 3870.

RC CLOCK CONFIGURATION

The time base for the 3870 may be provided from an RC network tied to the XTL2 pin, when XTL1 is grounded. A schematic picturing the RC clock configuration is shown in Figure 13. The RC time base configuration is intended to provide an inexpensive time base source for applications in which timing is not critical. Some users have elected to tune each unit using a variable resistor or external capacitor thus reducing the variation in frequency. However, for increased time base accuracy, Mostek recommends the use of the

Crystal or LC time base configuration. Figure 14 illustrates a curve which gives the resulting operating frequency for a particular RC value. The x-axis represents the product of the value of the resistor times the value of the capacitor. Note that three curves are actually shown. The curve in the middle represents the nominal frequency obtained for a given value of RC. A maximum curve and a minimum curve for different types of 3870 devices are also shown in the diagram.

The designer must select the RC product such that a frequency of less than 2 MHz is not possible, taking into account the maximum possible RC product and using the minimum curve shown in Figure 14 below. Also, the RC product must not allow a frequency of more than 4 MHz, taking into account the minimum possible R and C and using the Maximum curve shown below. Temperature induced variations in the external components should be considered in calculating the RC product.

Frequency variation from unit to unit owing to switching speed and level at constant temperature and $V_{CC} = +$ or $-$ 5 percent.


Frequency variation due to V_{CC} with all other parameters constant with respect to $+5V = +7$ percent to -4 percent on all devices.

Frequency variation due to temperature with respect to 25 C (all other parameters constant) is as follows:

PART #	VARIATION
387X-00, -05	+6 percent to - 9 percent
387X-10, -15	+9 percent to -12 percent


RC MODE CONNECTION

Figure 13



FREQUENCY VS. RC

Figure 14



Variations in frequency due to variations in RC components may be calculated as follows:

$$\text{Maximum RC} = (R \text{ max}) (C \text{ external max} + C_{\text{XTL max}})$$

$$\text{Minimum RC} = (R \text{ min}) (C \text{ external min} + C_{\text{XTL min}})$$

$$\text{Typical RC} = (R \text{ typ}) (C \text{ external typ} + \frac{\{C_{\text{XTL max}} + C_{\text{XTL min}}\}}{2})$$

$$\text{Positive Freq. Variation} = \text{RC typical} - \text{RC minimum} \\ \text{RC typical}$$

$$\text{Negative Freq. Variation} = \text{RC maximum} - \text{RC typical} \\ \text{due to RC Components} \quad \text{RC typical}$$

Total frequency variation due to all factors:

387X-00, -05	387X-10, -15
= +18 percent plus positive frequency variation due to RC components	= +21 percent plus positive frequency variation due to RC components

$$= -18 \text{ percent minus negative frequency variation due to RC components}$$

$$= -21 \text{ percent minus negative frequency variation due to RC components}$$

Total frequency variation due to V_{CC} and temperature of a unit tuned to frequency at +5V V_{CC} , 25 C

$$387X-00, -05 \\ = +13 \text{ percent}$$

$$387X-10, -15 \\ = +16 \text{ percent}$$

EXTERNAL CLOCK CONFIGURATION

The connection for the external clock time base configuration is shown in Figure 15. Refer to the DC Characteristics section for proper input levels and current requirements.

Refer to the Capacitance section of the appropriate 3870 Family device data sheet for input capacitance.

EXTERNAL MODE CONNECTION

Figure 15

