


ML145053 10-Bit A/D Converter With Serial Interface CMOS

Legacy Device: Motorola MC145053

This ratiometric 10-bit ADC has a serial interface port to provide communication with MCUs and MPUs. Either a 10- or 16-bit format can be used. The16-bit format can be one continuous 16-bit stream or two intermittent 8bit streams. The converter operates from a single power supply with no external trimming required. Reference voltages down to 4.0 V are accommodated.

The ML145053 has an internal clock oscillator to operate the dynamic A/D conversion sequence and an end-of-conversion (EOC) output.

- 5 Analog Input Channels with Internal Sample-and-Hold
- Operating Temperature Range: TA 40 to 125°C
- Successive Approximation Conversion Time: 44 μs Maximum
- Maximum Sample Rate: 20.4 ks/s
- Analog Input Range with 5-Volt Supply: 0 to 5 V
- Monotonic with No Missing Codes
- Direct Interface to Motorola SPI and National MICROWIRE[™] Serial DataPorts
- Digital Inputs/Outputs are TTL, NMOS, and CMOS Compatible
- Low Power Consumption: 14 mW
- Chip Complexity: 1630 Elements (FETs, Capacitors, etc.)
- See Application Note AN1062 for Operation with QSPI




THORNOL	MOTORIOEA	LINNODINEL
P DIP 14 SOG 14	MC145053P MC145053D	ML145053CP ML145053-5P

Note: Lansdale lead free (**Pb**) product, as it becomes available, will be identified by a part number prefix change from **ML** to **MLE**.

PIN ASSIGNMENT

14 VDD

EOC 1 •



MICROWIRE is a trademark of National Semiconductor Corp.

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage (Referenced to V_{SS})	– 0.5 to + 6.0	V
V _{ref}	DC Reference Voltage	V _{AG} to V _{DD} + 0.1	V
VAG	Analog Ground	V _{SS} – 0.1 to V _{ref}	V
V _{in}	DC Input Voltage, Any Analog or Digital Input	V _{SS} – 0.5 to V _{DD} + 0.5	V
V _{out}	DC Output Voltage	V _{SS} – 0.5 to V _{DD} + 0.5	V
l _{in}	DC Input Current, per Pin	± 20	mA
l _{out}	DC Output Current, per Pin	± 25	mA
I _{DD} , ISS	DC Supply Current, V_{DD} and V_{SS} Pins	± 50	mA
T _{stg}	Storage Temperature	– 65 to 150	С
т∟	Lead Temperature, 1 mm from Case for 10 Seconds	260	С

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range V_{SS} \leq (V_{in} or V_{out}) \leq V_{DD}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

* Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Operation Ranges below..

OPERATION RANGES (Applicable to Guaranteed Limits)

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage, Referenced to V _{SS}	4.5 to 5.5	V
V _{ref}	DC Reference Voltage	V _{AG} + 4.0 to V _{DD} + 0.1	V
VAG	Analog Ground	V _{SS} - 0.1 to V _{ref} - 4.0	V
VAI	Analog Input Voltage (See Note)	V _{AG} to V _{ref}	V
V _{in} , V _{out}	Digital Input Voltage, Output Voltage	V _{SS} to V _{DD}	V
Т _А	Ambient Operating Temperature	– 40 to 125	С

NOTE: Analog input voltages greater than V_{ref} convert to full scale. Input voltages less than V_{AG} convert to zero. See V_{ref} and V_{AG} pin descriptions.

DC ELECTRICAL CHARACTERISTICS

(Voltages Referenced to VSS, Full Temperature and Voltage Ranges per Operation Ranges Table, unless otherwise indicated)

Symbol	Parameter	Test Condition	Guaranteed Limit	Unit
VIH	Minimum High-Level Input Voltage (D _{In} , SCLK, CS)		2.0	V
VIL	Maximum Low-Level Input Voltage (D _{In} , SCLK, CS)		0.8	V
VOH	Minimum High-Level Output Voltage (D _{out} , EOC)	I _{out} = – 1.6 mA I _{out} = – 20 μA	2.4 V _{DD} – 0.1	V
V _{OL}	Minimum Low-Level Output Voltage (D _{out} , EOC)	I _{out} = + 1.6 mA I _{out} = + 20 μA	0.4 0.1	V
l _{in}	Maximum Input Leakage Current (D _{in} , SCLK, CS)	V _{in} = V _{SS} or V _{DD}	± 2.5	μΑ
loz	Maximum Three-State Leakage Current (D _{out})	V _{out} = V _{SS} or V _{DD}	± 10	μΑ
IDD	Maximum Power Supply Current	$V_{in} = V_{SS}$ or V_{DD} , All Outputs Open	2.5	mA
I _{ref}	Maximum Static Analog Reference Current (Vref)	V _{ref} = V _{DD} , V _{AG} = V _{SS}	100	μΑ
IAI	Maximum Analog Mux Input Leakage Current between all deselected inputs and any selected input (AN0–AN4)	$V_{AI} = V_{SS}$ to V_{DD}	± 1	μΑ

A/D CONVERTER ELECTRICAL CHARACTERISTICS

(Full Temperature and Voltage Ranges per Operation Ranges Table)

Characteristic	Definition and Test Conditions	Guaranteed Limit	Unit
Resolution	Number of bits resolved by the A/D converter	10	Bits
Maximum Nonlinearity	Maximum difference between an ideal and an actual ADC transfer function	± 1	LSB
Maximum Zero Error	Difference between the maximum input voltage of an ideal and an actual ADC for zero output code	±1	LSB
Maximum Full-Scale Error	Difference between the minimum input voltage of an ideal and an actual ADC for full-scale output code	± 1	LSB
Maximum Total Unadjusted Error	Maximum sum of nonlinearity, zero error, and full-scale error	± 1	LSB
Maximum Quantization Error	Uncertainty due to converter resolution	± 1/2	LSB
Absolute Accuracy	Difference between the actual input voltage and the full-scale weighted equivalent of the binary output code, all error sources included	± 1-1/2	LSB
Maximum Conversion Time	Total time to perform a single analog-to-digital conversion	44	μs
Data Transfer Time	Total time to transfer digital serial data into and out of the device	10 to 16	SCLK cycles
Sample Acquisition Time	Analog input acquisition time window	6	SCLK cycles
Minimum Total Cycle Time	Total time to transfer serial data, sample the analog input, and perform the conversion; SCLK = 2.1 MHz	49	μs
Maximum Sample Rate	Rate at which analog inputs may be sampled; SCLK = 2.1 MHz	20.4	ks/s

AC ELECTRICAL CHARACTERISTICS

(Full Temperature and Voltage Ranges per Operation Ranges Table)

Figure	Symbol	Parameter	Guaranteed Limit	Unit
1	f	Clock Frequency, SCLK (10-bit xfer) Min (11- to 16-bit xfer) Min	0 Note 1	MHz
		Note: Refer to t _{WH} , t _{wL} below (10- to 16-bit xfer) Max)	2.1	
1	^t wH	Minimum Clock High Time, SCLK	190	ns
1	^t wL	Minimum Clock Low Time, SCLK	190	ns
1, 7	tPLH, tPHL	Maximum Propagation Delay, SCLK to Dout	125	ns
1, 7	th	Minimum Hold Time, SCLK to Dout	10	ns
2, 7	^t PLZ ^{, t} PHZ	Maximum Propagation Delay, CS to Dout High-Z	150	ns
2, 7	^t PZL, ^t PZH	Maximum Propagation Delay, CS to D _{out} Driven	2.3	μs
3	t _{su}	Minimum Setup Time, D _{in} to SCLK	100	ns
3	t _h	Minimum Hold Time, SCLK to Din	0	ns
4, 7, 8	td	Maximum Delay Time, EOC to D _{out} (MSB)	100	ns
5	t _{su}	Minimum Setup Time, CS to SCLK	2.425	μs
-	^t CSd		Note 2	
-	^t CAs	Maximum Delay Between 10th SCLK Falling Edge (2 V) and $\overline{\text{CS}}$ to Abort a Conversion	9	μs
5	t _h	Minimum Hold Time, Last SCLK to CS	0	ns
6, 8	^t PHL	Maximum Propagation Delay, 10th SCLK to EOC	2.35	μs
1	t _r , t _f	Maximum Input Rise and Fall Times SCLK D _{in} , CS	1 10	ms μs
1, 4, 6 – 8	tTLH, tTHL	Maximum Output Transition Time, Any Output	300	ns
-	C _{in}	Maximum Input Capacitance AN0 – AN4 SCLK, CS, D _{in}	55 15	pF
_	Cout	Maximum Three-State Output Capacitance Dout	15	pF

NOTES:

1. After the 10th SCLK falling edge (\geq 2 V), at least 1 SCLK rising edge (\geq 2 V) must occur within 18.5 µs.

2. A $\overline{\text{CS}}$ edge may be received immediately after an active transition on the EOC pin.

SWITCHING WAVEFORMS






Figure 1.







NOTE: D_{out} is driven only when \overline{CS} is active (low).

Figure 4.




Figure 6.




Figure 8. Test Circuit




Figure 3.




Figure 5.




Figure 7. Test Circuit

PIN DESCRIPTIONS

DIGITAL INPUTS AND OUTPUT

The various serial bit-stream formats for the ML145053 are illustrated in the timing diagrams of Figures 9 through 14. Table 1 assists in selection of the appropriate diagram. Note that the ADC accepts 16 clocks which makes it SPI (Serial Peripheral Interface) compatible.

Table 1. Timing Diagram Selection

No. of Clocks in Serial Transfer	Using CS	Serial Transfer Interval	Figure No.
10	Yes	Don't Care	9
10	No	Don't Care	10
11 to 16	Yes	Shorter than Conversion	11
16	No	Shorter than Conversion	12
11 to 16	Yes	Longer than Conversion	13
16	No	Longer than Conversion	14

CS

Active-Low Chip Select Input (Pin 10)

Chip select initializes the chip to perform conversions and provides 3-state control of the data output pin (D_{out}). While inactive high, \overline{CS} forces D_{out} to the high-impedance state and disables the data input (Din) and serial clock (SCLK) pins. A high-to-low transition on \overline{CS} resets the serial dataport and synchronizes it to the MPU data stream. \overline{CS} can remain active during the conversion cycle and can stay in the active low state for multiple serial transfers or \overline{CS} can be inactive high after each transfer. If \overline{CS} is kept active low between transfers, the length of each transfer is limited to either 10 or 16 SCLK cycles. If \overline{CS} is in the inactive high state between transfers, each transfer can be anywhere from 10 to16 SCLK cycles long. See the SCLK pin description for a more detailed discussion of these requirements.

Spurious chip selects caused by system noise are minimized by the internal circuitry. Any transitions on the \overline{CS} pin are recognized as valid only if the level is maintained for about 2 µs after the transition.

NOTE

If \overline{CS} is inactive high after the 10th SCLK cycle and then goes active low before the A/D conversion is complete, the conversion is aborted and the chip enters the initial state, ready for another serial transfer/conversion sequence. At this point, the output data register contains the result from the conversion before the aborted conversion. Note that the last step of the A/D conversion sequence is to update the output data register with the result. Therefore, if \overline{CS} goes active low in an attempt to abort the conversion too close to the end of the conversion sequence, the result register may be corrupted and the chip could be thrown out of sync with the processor until \overline{CS} is toggled again (refer to the AC Electrical Characteristics in the spec tables).

Dout

Serial Data Output of the A/D Conversion Result (Pin 11)

This output is in the high-impedance state when \overline{CS} is inactive high. When the chip recognizes a valid active low on \overline{CS} , D_{out} is taken out of the high-impedance state and is driven with the MSB of the previous conversion result. (For the first transfer after power-up, data on D_{out} is undefined for the entire transfer.) The value on D_{out} changes to the second most significant result bit upon the first falling edge of SCLK. The remaining result bits are shifted out in order, with the LSB appearing on D_{out} upon the ninth falling edge of SCLK. Note that the order of the transfer is MSB to LSB. Upon the10th falling edge of SCLK, D_{out} is immediately driven low (if allowed by \overline{CS}) so that transfers of more than 10 SCLKs read zeroes as the unused LSBs.

When \overline{CS} is held active low between transfers, D_{out} is driven from a low level to the MSB of the conversion result for three cases: Case 1 – upon the 16th SCLK falling edge if the transfer is longer than the conversion time (Figure 14); Case 2 – upon completion of a conversion for a 16-bit transfer interval shorter than the conversion (Figure 12); Case 3 – upon completion of a conversion for a 10-bit transfer (Figure 10).

Din

Serial Data Input (Pin 12)

The four-bit serial input stream begins with the MSB of the analog mux address (or the user test mode) that is to be converted next. The address is shifted in on the first four rising edges of SCLK. After the four mux address bits have been received, the data on Din is ignored for the remainder of the present serial transfer. See Table 2 in Applications Information.

SCLK

Serial Data Clock (Pin 13)

This clock input drives the internal I/O state machine to perform three major functions: (1) drives the data shift registers to simultaneously shift in the next mux address from the D_{in} pin and shift out the previous conversion result on the D_{out} pin, (2) begins sampling the analog voltage onto the RCDAC as soon as the new mux address is available, and (3) transfers control to the A/D conversion state machine after the last bit of the previous conversion result has been shifted out on the D_{out} pin.

The serial data shift registers are completely static, allowing SCLK rates down to the DC. There are some cases, however, that require a minimum SCLK frequency as discussed later in this section. At least ten SCLK cycles are required for each simultaneous data transfer. If the 16-bit format is used, SCLK can be one continuous 16-bit stream or two intermittent 8-bit streams. After the serial port has been initiated to perform a serial transfer*, the new mux address is shifted in

^{*}The serial port can be initiated in three ways: (1) a recognized CS falling edge, (2) the end of an A/D conversion if the port is performing either a 10-bit or a 16-bit "shorter-than-conversion" transfer with \overline{CS} active low between transfers, and (3) the 16th falling edge of SCLK if the port is performing 16-bit "longer-than-conversion" transfers with \overline{CS} active low between transfers.

on the first four rising edges of SCLK, and the previous 10-bit conversion result is shifted out on the first nine falling edges of SCLK. After the fourth rising edge of SCLK, the new mux address is available; therefore, on the next edge of SCLK (the fourth falling edge), the analog input voltage on the selected mux input begins charging the RC DAC and continues to do so until the tenth falling edge of SCLK. After this tenth SCLK edge, the analog input voltage is disabled from the RC DAC and the RC DAC begins the "hold" portion of the A/D conversion sequence. Also upon this tenth SCLK edge, control of the internal circuitry is transferred to the internal clock oscillator which drives the successive approximation logic to complete the conversion. If 16 SCLK cycles are used during each transfer, then there is a constraint on the minimum SCLK frequency. Specifically, there must be at least one rising edge on SCLK before the A/D conversion is complete. If the SCLK frequency is too low and a rising edge does not occur during the conversion, the chip is thrown out of sync with the processor and CS needs to be toggled in order to restore proper operation. If 10 SCLKs are used per transfer, then there is no lower frequency limit on SCLK. Also note that if the ADC is operated such that CS is inactive high between transfers, then the number of SCLK cycles per transfer can be anything between 10 and 16 cycles, but the "rising edge" constraint is still in effect if more than 10 SCLKs are used. (If CS stays active low for multiple transfers, the number of SCLK cycles must be either 10 or 16.)

EOC

End-of-Conversion Output (Pin 1)

EOC goes low on the tenth falling edge of SCLK. A low-tohigh transition on EOC occurs when the A/D conversion is complete and the data is ready for transfer.

ANALOG INPUTS AND TEST MODES

AN0 through AN4 Analog Multiplexer Inputs (Pins 2 – 6)

The input AN0 is addressed by loading \$0 into the mux address register. AN1 is addressed by \$1, AN2 by \$2, AN3 by \$3, and AN4 by \$4. Table 2 shows the input format for a 16-bit stream. The mux features a break-before-make switching structure to minimize noise injection into the analog inputs. The source resistance driving these inputs must be $\leq 1 \text{ k}\Omega$. During normal operation, leakage currents through the analog mux from unselected channels to a selected channel and leakage currents through the ESD protection diodes on the selected channel occur. These leakage currents cause an offset voltage to appear across any series source resistance on the selected channel. Therefore, any source resistance greater than 1 k Ω (Lansdale test condition) may induce errors in excess of guaranteed specifications. There are three tests available that verify the functionality of all the control logic as well as the successive approximation comparator. These tests are performed by addressing \$B, \$C, or \$D and they convert a voltage of (Vref + VAG)/2, VAG, or V_{ref}, respectively. The voltages are obtained internally by sampling Vref or VAG onto the appropriate elements of the RC DAC during the sample phase. Addressing \$B, \$C, or \$D produces an output of \$200 (half scale), \$000, or \$3FF (full scale), respectively, if the converter is functioning properly. However, deviation from these values occurs in the presence of sufficient system noise (external to the chip) onVDD, VSS, Vref, or VAG.

POWER AND REFERENCE PINS

VSS and VDD Device Supply Pins (Pins 7 and 14)

VSS is normally connected to digital ground; VDD is connected to a positive digital supply voltage. Low frequency (VDD – VSS) variations over the range of 4.5 to 5.5 volts do not affect the A/D accuracy. (See the Operations Ranges Table for restrictions on V_{ref} and VAG relative to VDD and VSS.) Excessive inductance in the VDD or VSS lines, as on automatic test equipment, may cause A/D offsets $> \pm 1$ LSB. Use of a 0.1 μ F bypass capacitor across these pins is recommended.

VAG and Vref Analog Reference Voltage Pins (Pins 8 and 9)

Analog reference voltage pins which determine the lower and upper boundary of the A/D conversion. Analog input voltages $\geq V_{ref}$ produce a full scale output and input voltages \leq VAG produce an output of zero. CAUTION: The analog input voltage must be $\geq V_{SS}$ and $\leq V_{DD}$. The A/D conversion result is ratiometric to $V_{ref} - V_{AG}$. V_{ref} and V_{AG} must be as noisefree as possible to avoid degradation of the A/D conversion. Ideally, V_{ref} and V_{AG} should be single-point connected to the voltage supply driving the system's transducers. Use of a 0.22 μ F bypass capacitor across these pins is strongly urged.





Figure 9. Timing for 10-Clock Transfer Using $\overline{\text{CS}}$







NOTES:

1. D9, D8, D7, D6, D5, ..., D0 = the result of the previous A/D conversion.

2. A3, A2, A1, A0 = the mux address for the next A/D conversion.





ML145053

Legacy Applications Information

DESCRIPTION

This example application of the ML145053 ADC interfaces four analog signals to a microprocessor.

Figure 15 illustrates how the ML145053 is used as a cost effective means to simplify this type of circuit design. Utilizing one ADC, four analog inputs are interfaced to a CMOS or NMOS microprocessor with a serial peripheral interface (SPI) port. Processors with National Semiconductor's MICROWIRE serial port may also be used. Full duplex operation optimizes throughput for this system.

DIGITAL DESIGN CONSIDERATIONS

Motorola's MC68HC05C4 CMOS MCU may be chosen to reduce power supply size and cost. The NMOS MCUs may be used if power consumption is not critical. A V_{DD} or V_{SS} 0.1 μ F bypass capacitor should be closely mounted to the ADC.

The ML145053 has the end-of-conversion (EOC) signal at output pin 1 to define when data is ready.

ANALOG DESIGN CONSIDERATIONS

Analog signal sources with output impedances of less than 1 k Ω may be directly interfaced to the ADC, eliminating the need for buffer amplifiers. Separate lines connect the V_{ref} and V_{AG} pins on the ADC with the controllers to provide isolation from system noise.

Although not indicated in Figure 15, the V_{ref} and sensor output lines may need to be shielded, depending on their length and electrical environment. This should be verified during prototyping with an oscilloscope. If shielding is required, a twisted pair or foil-shielded wire (not coax) is appropriate for this low frequency application. One wire of the pair or the shield must be V_{AG} .

A reference circuit voltage of 5 volts is used for the application shown in Figure 15. However, the reference circuitry may be simplified by tying VAG to system ground and V_{ref} to the system's positive supply. (See Figure 16.)

A bypass capacitor of approximately $0.22 \ \mu\text{F}$ across the V_{ref} and V_{AG} pins is recommended. These pins are adjacent on the ADC package which facilitates mounting the capacitor very close to the ADC.

SOFTWARE CONSIDERATIONS

The software flow for acquisition is straight forward. The four analog inputs, AN0 through AN3, are scanned by reading the analog value of the previously addressed channel into the MCU and sending the address of the next channel to be read to the ADC, simultaneously.

The designer utilizing the ML145053 has the end-of-conversion signal (at pin 1) to define the conversion interval. EOC may be used to generate an interrupt, which is serviced by reading the serial data from the ADC. The software flow should then process and format the data.

When this ADC is used with a 16-bit (2-byte) transfer, there are two types of offsets involved. In the first type of offset, the channel information sent to the ADCs is offset by 12 bits. That is, in the 16-bit stream, only the first 4 bits (4 MSBs) contain the channel information. The balance of the bits are don't cares. This results in 3 don't-care nibbles, as shown in Table 2. The second type of offset is in the conversion result returned from the ADC; this is offset by 6 bits. In the 16-bitstream, the first 10 bits (10 MSBs) contain the conversion result. The last 6 bits are zeroes. The hexadecimal result is shown in the first column of Table 3. The second column shows the result after the offset is removed by a micro-processor routine. If the 16bit format is used, the ADC can transfer one continuous 16-bit stream or two intermittent 8-bitstreams.

Legacy Applications Information

Input Address in Hex	Channel to be Converted Next	Comment
\$0XXX	AN0	Pin 2
\$1XXX	AN1	Pin 3
\$2XXX	AN2	Pin 4
\$3XXX	AN3	Pin 5
\$4XXX	AN4	Pin 6
\$5XXX	None	Not Allowed
\$6XXX	None	Not Allowed
\$7XXX	None	Not Allowed
\$8XXX	None	Not Allowed
\$9XXX	None	Not Allowed
\$AXXX	None	Not Allowed
\$BXXX	AN5	Half Scale Test: Output = \$8000
\$CXXX	AN6	Zero Test: Output = \$0000
\$DXXX	AN7	Full Scale Test: Output = \$FFC0
\$EXXX	None	Not Allowed
\$FXXX	None	Not Allowed

Table 2. Programmer's Guide for 16-Bit Transfers: Input Code

Oulpui Code					
Conversion Result Without Offset Removed	Conversion Result With Offset Removed	Value			
\$0000	\$0000	Zero			
\$0040	\$0001	Zero + 1 LSB			
\$0080	\$0002	Zero + 2 LSBs			
\$00C0	\$0003	Zero + 3 LSBs			
\$0100	\$0004	Zero + 4 LSBs			
\$0140	\$0005	Zero + 5 LSBs			
\$0180	\$0006	Zero + 6 LSBs			
\$01C0	\$0007	Zero + 7 LSBs			
\$0200	\$0008	Zero + 8 LSBs			
\$0240	\$0009	Zero + 9 LSBs			
\$0280	\$000A	Zero + 10 LSBs			
\$02C0	\$000B	Zero + 11 LSBs			
\$FF40	\$03FD	Full Scale – 2 LSBs			
\$FF80	\$03FE	Full Scale – 1 LSB			
\$FFC0	\$03FF	Full Scale			

Table 3. Programmer's Guide for 16-Bit Transfers:Output Code






Figure 15. Example Application

Legacy Applications Information





Compatible Motorola MCUs/MPUs This is not a complete listing of Motorola's MCUs/MPUs. Contact your Motorola representative if you need additional information.						
Instruction Set	Memory (Bytes)		SPI	Motorla Part		
	ROM	EEPROM	SCI	Number		
M6805	2096	-	_	MC68HC05C2		
	2096	-	Yes	MC68HC05C3		
	4160	-	Yes	MC68HC05C4		
	4160	-	Yes	MC68HSC05C4		
	8K	-	Yes	MC68HSC05C8		

monucuon			351	
Set	ROM	EEPROM	SCI	Number
M6805	2096	-	-	MC68HC05C2
	2096	-	Yes	MC68HC05C3
	4160	-	Yes	MC68HC05C4
	4160	-	Yes	MC68HSC05C4
	8K	-	Yes	MC68HSC05C8
	4160	-	Yes	MC68HCL05C4

_

Yes

Yes

MC68HCL05C8

MC68HC05C8

	-	4160	-	MC68HC805C4	
M68000	-	-	-	MC68HC000	
1 CDL Carial Device and Interface					

① SPI = Serial Peripheral Interface.

2 SCI = Serial Communication Interface.

8K


7700

③ High Speed.

④ Low Power

OUTLINE DIMENSIONS

PLASTIC DIP (ML145053CP) CASE 646-06




NOTES:

- 1. LEADS WITHIN 0.13 (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION
- 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 4. ROUNDED CORNERS OPTIONAL

	INC	HES	MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.715	0.770	18.16	19.56
В	0.240	0.260	6.10	6.60
С	0.145	0.185	3.69	4.69
D	0.015	0.021	0.38	0.53
F	0.040	0.070	1.02	1.78
G	0.100 BSC		2.54 BSC	
Н	0.052	0.095	1.32	2.41
J	0.008	0.015	0.20	0.38
K	0.115	0.135	2.92	3.43
L	0.300 BSC		7.62 BSC	
М	0°	10°	0°	10°
N	0.015	0.039	0.39	1.01

OUTLINE DIMENSIONS

SOG PACKAGE (ML145053-5P) CASE 751A-03



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
- 2. CONTROLLING DIMENSION: MILLIMETER
- 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION
- 4. MAXIMUM HOLD PROTRUSION 0.15 (0.006) PER SIDE
- SIDE 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.334
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
Κ	0.10	0.25	0.004	0.009
Μ	0°	7°	0°	7°
Р	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.