

ML145106 PLL Frequency Synthesizer CMOS


INTERFACES WITH DUAL-MODULUS PRESCALERS

Legacy Device: Motorola MC145106


The ML145106 is a phase–locked loop (PLL) frequency synthesizer constructed in CMOS on a single monolithic structure. This synthesizer finds applications in such areas as AM radio, shortwave, amateur radio, CB and FM transceivers. The device contains an oscillator/amplifier, a 210 or 211 divider chain for the oscillator signal, a programmable divider chain for the input signal, and a phase detector. The ML145106 has circuitry for a 10.24 MHz oscillator or may operate with an external signal. The circuit provides a 5.12 MHz output signal, which can be used for frequency tripling. A 2^o programmable divider divides the input signal frequency for channel selection. The inputs to the programmable divider are standard ground–to–supply binary signals. Pull–down resistors on these inputs normally set these inputs to ground enabling these programmable inputs to be controlled from a mechanical switch or electronic circuitry.

The phase detector may control a VCO and yields a high level signal when input frequency is low, and a low level signal when input frequency is high. An out–of–lock signal is provided from the on–chip lock detector with a "0" level for the out–of–lock condition.

- Single Power Supply
- Wide Supply Range: 4.5 to 12 V
- Provision for 10.24 MHz Crystal Oscillator
- 5.12 MHz Output
- Programmable Division Binary Input Selects up to 2⁹
- On-Chip Pull-Down Resistors on Programmable Divider Inputs
- Selectable Reference Divider, 2^{10} or 2^{11} (Including $\div 2$)
- Three-State Phase Detector
- See Application Note AN535 and Article Reprint AR254
- Chip Complexity: 880 FETs or 220 Equivalent Gates



BLOCK DIAGRAM



PIN ASSIGNMENTS

PLASTIC DIP

V _{DD} [1•	18	þ	VSS
f _{in} [2	17	þ	P0
OSC _{in} [3	16	þ	P1
osc _{out} [4	15	þ	P2
÷2 _{out} [5	14	þ	P3
FS [6	13	þ	P4
φDet _{out} [7	12	þ	P5
LD [8	11	þ	P6
P8 [9	10	þ	P7

SOG PACKAGE

v _{dd} [1•	20	D v _{ss}
f _{in} [2	19] P0
osc _{in} [3	18	О И С
OSC _{out} [4	17] P1
÷2 _{out} [5	16] P2
FS [6	15] P3
<pre></pre>	7	14] P4
LD [8	13	О П
P8 [9	12] P5
P7 [10	11	D P6
			-

NC = NO CONNECTION

MAXIMUM RATINGS (Voltages Referenced to V_{SS})


Parameter	Symbol	Value	Unit
DC Supply Voltage	V _{DD}	– 0.5 to + 12	V
Input Voltage, All Inputs	V _{in}	– 0.5 to V _{DD} + 0.5	V
DC Input Current, per Pin	I	± 10	mA
Operating Temperature Range	ТА	– 40 to + 85	°C
Storage Temperature Range	T _{stg}	– 65 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range V_{SS}°_≤(V_{in} or V_{out})°≤V_{DD}.

			VDD	All Types			
Characteristic		Symbol	Vdc	Min	Тур*	Мах	Unit
Power Supply Voltage Range		V _{DD}	_	4.5	-	12	V
Supply Current		I _{DD}	5.0 10 12	- - -	6 20 28	10 35 50	mA
Input Voltage	"0" Level	VIL	5.0 10 12	- - -	- - -	1.5 3.0 3.6	V
	"1" Level	VIH	5.0 10 12	3.5 7.0 8.4	- - -	- - -	
Input Current FS, Pull–Up Resistor Source Current)	"0" Level	lin	5.0 10 12	- 5.0 - 15 - 20	- 20 - 60 - 80	- 50 - 150 - 200	μΑ
(P0 – P8)			5.0 10 12	- - -	- - -	- 0.3 - 0.3 - 0.3	
(FS)	"1" Level		5.0 10 12	- - -	- - -	0.3 0.3 0.3	
(P0 – P8, Pull–Down Resistor Sink Current)			5.0 10 12	7.5 22.5 30	30 90 120	75 225 300	
(OSC _{in} , f _{in})	"0" Level		5.0 10 12	- 2.0 - 6.0 - 9.0	- 6.0 - 25 - 37	- 15 - 62 - 92	
(OSC _{in} , f _{in})	"1" Level		5.0 10 12	2.0 6.0 9.0	6.0 25 37	15 62 92	
Output Drive Current $(V_O = 4.5 V)$ $(V_O = 9.5 V)$ $(V_O = 11.5 V)$	Source	IОН	5.0 10 12	- 0.7 - 1.1 - 1.5	- 1.4 - 2.2 - 3.0	_ _ _	mA
$(V_{O} = 0.5 V)$ $(V_{O} = 0.5 V)$ $(V_{O} = 0.5 V)$	Sink	IOL	5.0 10 12	0.9 1.4 2.0	1.8 2.8 4.0	- - -	
Input Amplitude (f _{in} @ 4.0 MHz) (OSC _{in} @ 10.24 MHz)		-		1.0 1.5	0.2 0.3		V p–p Sine
Input Resistance (OSC _{in} , f _{in})		R _{in}	5.0 10 12		1.0 0.5 -	- - -	MΩ
Input Capacitance (OSC _{in} , f _{in})		C _{in}	-	-	6.0	-	pF
Three–State Leakage Current (∲Det _{out})		loz	5.0 10 12	- - -	- - -	1.0 1.0 1.0	μΑ
Input Frequency (– 40 to + 85°C)		fin	4.5 12	0 0	- -	4.0 4.0	MHz
Oscillator Frequency (- 40 to + 85°C)		OSC _{in}	4.5 12	0.1 0.1		10.24 10.24	MHz

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ Unless Otherwise Stated, Voltages Referenced to V_{SS})

*Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.



TYPICAL CHARACTERISTICS*




Figure 2. Maximum Oscillator Input Frequency versus Supply Voltage

* Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

Selection									
P8	P7	P6	P5	P4	P 3	P2	P1	P0	Divide by N
0	0	0	0	0	0	0	0	0	2*
0	0	0	0	0	0	0	0	1	3*
0	0	0	0	0	0	0	1	0	2
0	0	0	0	0	0	0	1	1	3
0	0	0	0	0	0	1	0	0	4
•	•	•	•	•	•	•	•	•	•
•	•		•			•			•
0	1	1	1	1	1	1	1	1	255
•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•
	•		•		•	•	•		•
1	1	1	1	1	1	1	1	1	511

TRUTH TABLE

1: Voltage level = V_{DD} .

0: Voltage level = 0 or open circuit input. * The binary setting of 00000000 and 00000001 on P8 to P0 results

in a 2 and 3 division which is not in the $2^{N} - 1$ sequence. When pin is not connected the logic signal on that pin can be treated as a "0".

PIN DESCRIPTIONS

P0 – P8

Programmable Inputs (PDIP – Pins 17 - 9; SOG – Pins 19, 17 - 14, 12 - 9)

Programmable divider inputs (binary).

fin

Frequency Input (PDIP, SOG – Pin 2)

Frequency input to programmable divider (derived fromVCO).

OSCin, OSCout

Oscillator Input and Oscillator Output (PDIP, SOG – Pins 3, 4)

Oscillator/amplifier input and output terminals.

LD

Lock Detector (PDIP, SOG - Pin 8)

LD is high when loop is locked, pulses low when out–of–lock.

\$\$\phi Det_out (PDIP, SOG - Pin 7)\$\$\$

Signal for control of external VCO, output high when f_{in}/N is less than the reference frequency; output low when f_{in}/N is greater than the reference frequency. Reference frequency is the divided down oscillator–input frequency typically 5.0 or 10 kHz.

NOTE

Phase Detector Gain = $VDD/4\pi$.

FS

Reference Oscillator Frequency Division Select (PDIP,SOG – Pin 6)

When using 10.24 MHz OSC frequency, this control selects 10 kHz, a "0" selects 5.0 kHz.

÷2_{out} (PDIP, SOG – Pin 5)

Reference OSC frequency divided by 2 output; when using 10.24 MHz OSC frequency, this output is 5.12 MHz for frequency tripling applications.

VDD

Positive Power Supply (PDIP, SOG – Pin 1)

VSS

Ground (PDIP – Pin 18, SOG – Pin 20)

Legacy Applications Information

PLL SYNTHESIZER APPLICATIONS


The ML145106 is well suited for applications in CB radios because of the channelized frequency requirements. A typical 40 channel CB transceiver synthesizer, using a single crystal reference, is shown in Figure 3 for receiver IF values of 10.695 MHz and 455 kHz.

In addition to applications in CB radios, the MC145106 can be used as a synthesizer for several other systems. Various frequency spectrums can be achieved through the use of proper offset, prescaling, and loop programming techniques. In general, 300 - 400 channels can be synthesized using a single loop, with many additional channels available when multiple loop approaches are employed. Figures 4 and 5 are examples of some possibilities.

In the aircraft synthesizer of Figure 5, the VHF loop (top) will provide a 50 kHz, 360 channel system with 10.7 MHz R/T offset when only the 11.0500 MHz (transmit) and 12.1200


MHz (receive) frequencies are provided to mixer #1. When these signals are provided with crystal oscillators, the result is a three crystal 360 channel, 50 kHz step synthesizer. When using the offset loop (bottom) in Figure 5 to provide the indicated injection frequencies for mixer #1 (two for transmit and two for receive) 360 additional channels are possible. This results in a 720–channel, 25 kHz step synthesizer which requires only two crystals and provides R/T offset capability. The receive offset value is determined by the 11.31 MHz crystal frequency and is 10.7 MHz for the example.

The VHF marine synthesizer in Figure 4 depicts a single loop approach for FM transceivers. The VCO operates on frequency during transmit and is offset downward during receive. The offset corresponds to the receive IF (10.7 MHz) for channels having identical receive/transmit frequencies (simplex), and is (10.7 - 4.6 = 6.1) MHz for duplex channels. Carrier modulation is introduced in the loop during transmit.





Legacy Applications Information



• Values in parentheses are for a 5.0 kHz reference frequency.

• Example frequencies for Channel 28 shown by *.

#Can be eliminated by adding 184 to N for Duplex Channels.

Figure 4. VHF Marine Transceiver Synthesizer

Legacy Applications Information





Figure 5. VHF Aircraft 720 Channel Two Crystal Frequency Synthesizer

OUTLINE DIMENSIONS

P DIP 18 = VP (ML145106VP) CASE 707-02



Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.