

# ML145506 PCM Codec-Filter Mono-Circuit

# Legacy Device: Motorola MC145506


The ML145506 is a per channel codec–filter PCM mono–circuit. This device performs the voice digitization and reconstruction, as well as the band limiting and smoothing required for PCM systems. This device has HCMOS compatible digital outputs and supplements the Lansdale ML145502 – ML145505 series of PCM codec–filters. The ML145506 is functionally similar to the ML145502. It is designed to operate in both synchronous and asynchronous applications and contain an on–chip precision reference voltage. The ML145506 is offered in a 22–pin package and has the capability of selecting from three peak overload voltages (2.5 V, 3.15 V, and 3.78 V).

This device maintains compatibility with Motorola's family of MC3419/MC33120 SLIC products.


The ML1455xx family of PCM codec–filter mono–circuits utilize CMOS due to its reliable low–power performance and proven capability for complex analog/digital VLSI functions.

#### ML145506 Features

- 22-Pin Package, HCMOS Output Version of ML145502
- Selectable Peak Overload Voltages (2.5 V, 3.15 V, 3.78 V)
- Push-Pull Analog Output with Gain Adjust
- · 64 kHz to 4.1 MHz Transmit and/or Receive Data Clock Rate
- Operating Temperature Range  $T_A = -40^\circ$  to  $+85^\circ$  C



**Note**: Lansdale lead free (**Pb**) product, as it becomes available, will be identified by a part number prefix change from **ML** to **MLE**.



### ML145506 PCM CODEC-FILTER MONO-CIRCUIT BLOCK DIAGRAM

NOTES: Controlled by V<sub>LS</sub>. Rx  $\approx$  100 k $\Omega$  (internal resistors).

PIN ASSIGNMENTS
(Drawings Do Not Reflect Relative Size)

			<u> </u>	
V <sub>ref</sub>	q	1•	22	D rsi
VAG	۵	2	21	D v <sub>DD</sub>
Rx0	۵	3	20	RDD
RxG	Q	4	19	D RCE
Rx0	Q	5	18	RDC
+Tx	Q	6	17	D TDC
Txl	C	7	16	🛛 ссі
-Tx	Q	8	15	D TDD
Mu/A	Q	9	14	D TDE
PDI	Q	10	13	D мsi
۷ <sub>SS</sub>	q	11	12	D v <sub>LS</sub>

### ABSOLUTE MAXIMUM RATINGS (Voltage Referenced to V\_SS)

Rating	Symbol	Value	Unit
DC Supply Voltage	$V_{DD} - V_{SS}$	–0.5 to 13	V
Voltage, Any Pin to V <sub>SS</sub>	V	–0.5 to V <sub>DD</sub> + 0.5	V
DC Drain Per Pin (Excluding $V_{DD}$ , $V_{SS}$ )	I	10	mA
Operating Temperature Range	Т <sub>А</sub>	-40 to 85	°C
Storage Temperature Range	T <sub>stg</sub>	–85 to 150	°C

This device contains circuitry to protect against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, it is recommended that V<sub>in</sub> and V<sub>out</sub> be constrained to the range V<sub>SS</sub>  $\leq$  (V<sub>in</sub> or V<sub>out</sub>)  $\leq$  V<sub>DD</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g.,  $V_{SS}$ ,  $V_{DD}$ ,  $V_{LS}$ , or  $V_{AG}$ ).

### **RECOMMENDED OPERATING CONDITIONS** (T<sub>A</sub> = $-40^{\circ}$ to $85^{\circ}$ C)

Characteristic		Min	Тур	Мах	Unit
DC Supply Voltage Dual Supplies: $V_{DD} = -V_{SS} (V_{AG} = V_{LS} = 0 V)$ Single Supply: $V_{DD}$ to $V_{SS} (V_{AG}$ is an Output, $V_{LS} = V_{DD}$ or $V_{SS}$	4.75	5.0	6.3	V	
Using Internal 3.15 V Reference Using Internal 2.5 V Reference	57	8.5 7.0	_	12.6 12.6	
Using Internal 3.78 V Reference Using External 1.5 V Reference, Referenced to V AG		9.5 4.75	—	12.6 12.6	
Power Dissipation CMOS Logic Mode ( $V_{DD}$ to $V_{SS} = 10$ V, $V_{LS} = V_{DD}$ ) HCMOS Logic Mode ( $V_{DD} = 5$ V, $V_{SS} = -5$ V, $V_{LS} = V_{AG} = 0$ V)	=	40 50	70 90	mW	
Power Down Dissipation		_	0.1	1.0	mW
Frame Rate Transmit and Receive		7.5	8.0	8.5	kHz
CCI Clock Rate		_	128		kHz
Must Use One of These Frequencies $\pm 2\%$ , Relative to MSI Frequ	ency of 8 kHz		1536 1544 2048		
		—	2560	—	
Data Rate		64		4096	kHz
Full Scale Analog Input and Output Level				VP	
$(V_{ref} = V_{SS})$	RSI = V <sub>DD</sub>	_	3.78	_	
	RSI = V <sub>SS</sub> RSI = V <sub>AG</sub>		3.15 2.5		
Using an External Reference Voltage Applied at V <sub>ref</sub> Pin	$RSI = V_{DD}$	_	1.51 x V <sub>ref</sub>	_	
	RSI = V <sub>SS</sub> RSI = V <sub>AG</sub>	—	1.26 x V <sub>ref</sub> V <sub>ref</sub>		

### **DIGITAL LEVELS** (V<sub>SS</sub> to V<sub>DD</sub> = 4.75 V to 12.6 V, $T_A = -40^{\circ}$ to 85°C)

Characteristic	Symbol	Min	Max	Unit
Input Voltage Levels (TDE, TDC, RCE, RDC, RDD, DC, MSI, CCI, PDI)				V
CMOS Mode ( $V_{LS} = V_{DD}$ , $V_{SS}$ is Digital Ground) "0"	VIL	_	0.3 x V <sub>DD</sub>	
"1"	VIH	0.7 x V <sub>DD</sub>	—	
HCMOS Mode (V <sub>LS</sub> $\leq$ V <sub>DD</sub> – 4.0 V, V <sub>LS</sub> is Digital Ground) "0"	VIL	—	V <sub>LS</sub> + 0.8 V	
"1"	VIH	V <sub>LS</sub> + 2.0 V	—	
Output Current for TDD (Transmit Digital Data)				mA
CMOS Mode ( $V_{LS} = V_{DD}$ , $V_{SS} = 0$ V and is Digital Ground)				
(V <sub>DD</sub> = 5 V, V <sub>out</sub> = 0.4 V)	IOL	1.6	—	
(V <sub>DD</sub> = 10 V, V <sub>out</sub> = 0.5 V)		1.6	—	
(V <sub>DD</sub> = 5 V, V <sub>out</sub> = 4.5 V)	ЮН	-1.6	—	
(V <sub>DD</sub> = 10 V, V <sub>out</sub> = 9.5 V)		-1.6	—	
HCMOS Mode (V <sub>LS</sub> $\leq$ V <sub>DD</sub> – 4.75 V, V <sub>LS</sub> = 0 V and is Digital Ground) (V <sub>OL</sub> = 0.4 V)	OL	1.6	-	
$(V_{OH} = V_{DD} - 0.5 V)$	ЮН	-1.6	—	

### ANALOG TRANSMISSION PERFORMANCE

 $(V_{DD} = 5 V \pm 5\%, V_{SS} = -5 V \pm 5\%, V_{LS} = V_{AG} = 0 V, V_{ref} = RSI = V_{SS}$  (Internal 3.15 V Reference), 0 dBm0 = 1.546 Vrms = 6 dBm @ 600  $\Omega$ , T<sub>A</sub> = -40° to 85°C, TDC = RDC = CCI, TDE = RCE = MSI, Unless Otherwise Noted)

		End-t	o–End	A	/D	D,	/Α	
Characteristic		Min	Max	Min	Max	Min	Max	Unit
Absolute Gain (0 dBm0 @ 1.02 kHz, $T_A = 25^{\circ}C$ , $V_{DD} = 5^{\circ}C$	5 V, V <sub>SS</sub> = -5 V)	—	_	-0.30	0.30	-0.30	0.30	dB
Absolute Gain Variation with Temperature 0° to 70°C			_	_	±0.03	_	±0.03	dB
Absolute Gain Variation with Temperature –40° to 85°C		_	_	—	±0.1	-	±0.1	dB
Absolute Gain Variation with Power Supply (V_DD = 5 V, V_{SS} = –5 V, 5%)		_	—	—	±0.02	—	±0.02	dB
	3 to –40 dBm0 –40 to –50 dBm0 –50 to –55 dBm0	-0.4 -0.8 -1.6	0.4 0.8 1.6	0.2 0.4 0.8	0.2 0.4 0.8	0.2 0.4 0.8	0.2 0.4 0.8	dB
	n0) –10 to –40 dBm0 –40 to –50 dBm0 –50 to –55 dBm0			0.25 0.30 0.45	0.25 0.30 0.45	-0.25 -0.30 -0.45	0.25 0.30 0.45	dB
Total Distortion – 1.02 kHz Tone (C–Message)	0 to –30 dBm0 –40 dBm0 –45 dBm0	35 29 24		36 29 24		36 30 25		dBC
Total Distortion With Pseudo Noise (A–Law) CCITT G.714	-3 dBm0 -6 to -27 dBm0 -34 dBm0 -40 dBm0 -55 dBm0	27.5 35 33.1 28.2 13.2	 	28 35.5 33.5 28.5 13.5	 	28.5 36 34.2 30.0 15.0	 	dB
	essage Weighted) metric Weighted)		15 69		15 69		9 78	dBrnC0 dBm0p
Frequency Response (Relative to 1.02 kHz @ 0 dBm0)	15 to 60 Hz 300 to 3000 Hz 3400 Hz 4000 Hz ≥4600 Hz	  	-23 0.3 0 -28 -60	 _0.15  	-23 0.15 0 -14 -32	 _0.15  	0.15 0.15 0 -14 -30	dB
Inband Spurious (1.02 kHz @ 0 dBm0, Transmit and Rx0	D) 300 to 3000 Hz		—	—	-43	-	-43	dBm0
Out-of-Band Spurious at RxO (300 - 3400 Hz @ 0 dBm 84	0 In) 4600 to 7600 Hz 7600 to 8400 Hz 00 to 100,000 Hz		30 40 30				-30 -40 -30	dB
Idle Channel Noise Selective @ 8 kHz, Input = $V_{AG}$ , 30 k	Hz Bandwidth	_	-70	_	_	_	-70	dBm0
Absolute Delay @ 1020 Hz (TDC = 2.048 MHz, TDE = 8 kHz)								μs
Group Delay Referenced to 1600 Hz (TDC = 2048 kHz, TDE = 8 kHz)	500 to 600 Hz 600 to 800 Hz 800 to 1000 Hz 1000 to 1600 Hz 1600 to 2600 Hz 2600 to 2800 Hz 2800 to 3000 Hz							μs
Crosstalk of 1020 Hz @ 0 dBm0 From A/D or D/A (Note	2)		—	—	-75	—	-80	dB
Intermodulation Distortion of Two Frequencies of Amplitu -21 dBm0 from the Range 300 to 3400 Hz	des –4 to		—	—	-41	—	-41	dB

NOTES:

1. Extrapolated from a 1020 Hz @ -50 dBm0 distortion measurement to correct for encoder enhancement.

2. Selectively measured while the A/D is stimulated with 2667 Hz @ –50 dBm0.

Characteristic	Symbol	Min	Тур	Max	Unit
Input Current +Tx, -Tx	l <sub>in</sub>	-	±0.01	±0.2	μΑ
AC Input Impedance to V <sub>AG</sub> (1 kHz) +Tx, -Tx	Z <sub>in</sub>	5	10	—	MΩ
Input Capacitance +Tx, -Tx		-	—	10	pF
Input Offset Voltage of TxI Op Amp		-	< ±30	—	mV
Input Common Mode Voltage Range +Tx, -Tx	VICR	V <sub>SS</sub> + 1.0	—	V <sub>DD</sub> – 2.0	V
Input Common Mode Rejection Ratio +Tx, -Tx	CMRR	-	70	_	dB
Txl Unity Gain Bandwidth $R_L \ge 10 \ k\Omega$	BWp	-	1000	_	kHz
Txl Open Loop Gain $R_L \geq 10 \ k\Omega$	Avol	-	75	_	dB
Equivalent Input Noise (C-Message) Between +Tx and -Tx, at Txl		-	-20	_	dBrnC0
Output Load Capacitance for TxI Op Amp		0	_	100	pF
Output Voltage Range Txl Op Amp, RxO or $\overline{\text{RxO}}$ $\begin{array}{l} \text{R}_L = 10 \text{ k}\Omega \text{ to V}_{AG} \\ \text{R}_L = 600 \ \Omega \text{ to V}_{AG} \end{array}$	V <sub>out</sub>	V <sub>SS</sub> + 0.8 V <sub>SS</sub> + 1.5		V <sub>DD</sub> – 1.0 V <sub>DD</sub> – 1.5	V
$\label{eq:VSS} \mbox{Output Current Txl, RxO, } \overline{RxO} \qquad \qquad \mbox{V}_{SS} + 1.5 \mbox{ V} \leq \mbox{V}_{DD} - 1.5 \mbox{ V}$		±5.5	-	-	mA
Output Impedance RxO, RxO* 0 to 3.4 kHz	Zout	-	3	—	Ω
Output Load Capacitance for RxO and RxO*		0	—	200	pF
Output dc Offset Voltage Referenced to V <sub>AG</sub> Pin RxO RxO*			_	±100 ±150	mV
Internal Gainsetting Resistors for RxG to RxO and $\overline{\text{RxO}}$		62	100	225	kΩ
External Reference Voltage Applied to $V_{ref}$ (Referenced to $V_{AG}$ )		0.5	_	V <sub>DD</sub> – 1.0	V
V <sub>ref</sub> Input Current		-	_	20	μΑ
V <sub>AG</sub> Output Bias Voltage		-	0.53 V <sub>DD</sub> + 0.47 V <sub>SS</sub>	_	V
V <sub>AG</sub> Output Current Source Sink	IVAG	0.4 10.0	_	0.8	mA
Output Leakage Current During Power Down for the Txl Op Amp, $V_{AG}, RxO,$ and $\overline{RxO}$		-	-	±30	μA
Positive Power Supply Rejection Ratio,Transmit0 - 100 kHz @ 250 mV, C–Message WeightingReceive		45 55	50 65	_	dBC
Negative Power Supply Rejection Ratio,Transmit0 - 100 kHz @ 250 mV, C-Message WeightingReceive		50 50	55 60		dBC

# ANALOG ELECTRICAL CHARACTERISTICS (V\_DD = -V\_{SS} = 5 V to 6 V $\pm 5\%$ , T<sub>A</sub> = -40° to 85°C)

\* Assumes that RxG is not connected for gain modifications to  $\overline{\text{RxO}}$ .

# MODE CONTROL LOGIC (V\_{SS} to V\_{DD} = 4.75 V to 12.6 V, T\_A = -40^{\circ} to 85°C)

Characteristic	Min	Тур	Max	Unit	
V <sub>LS</sub> Voltage for HCMOS Mode (HCMOS Logic Levels Referenced to V <sub>LS</sub> )			—	V <sub>DD</sub> – 4.0	V
$V_{\mbox{LS}}$ Voltage for CMOS Mode (CMOS Logic Levels of $V_{\mbox{SS}}$ to $V_{\mbox{DD}})$		V <sub>DD</sub> – 0.5	—	V <sub>DD</sub>	V
Mu/A Select Voltage Sigr	Mu–Law Mode n Magnitude Mode A–Law Mode	V <sub>DD</sub> – 0.5 V <sub>AG</sub> – 0.5 V <sub>SS</sub>		V <sub>DD</sub> V <sub>AG</sub> + 0.5 V <sub>SS</sub> + 0.5	V
RSI Voltage for Reference Select Input	3.78 V Mode 2.5 V Mode 3.15 V Mode	V <sub>DD</sub> - 0.5 V <sub>AG</sub> - 0.5 V <sub>SS</sub>		V <sub>DD</sub> V <sub>AG</sub> + 0.5 V <sub>SS</sub> + 0.5	V
	l Reference Mode l Reference Mode	V <sub>SS</sub> V <sub>AG</sub> + 0.5		V <sub>SS</sub> + 0.5 V <sub>DD</sub> – 1.0	V
Analog Test Mode Selection Frequency, MS = CCI See Pin Description; Test Modes		_	128	—	kHz

### SWITCHING CHARACTERISTICS (V<sub>SS</sub> to V<sub>DD</sub> = 9.5 V to 12.6 V, $T_A = -40^{\circ}$ to 85°C, $C_L = 150$ pF, CMOS or HCMOS Mode)

Characteristic		Symbol	Min	Тур	Max	Unit
Output Rise Time Output Fall Time	TDD	ttlh tthl		30 30	80 80	ns
Input Rise Time TDE, TDC, RCE, RE Input Fall Time	ttlh tthl		_	4 4	μs	
Pulse Width TDE Low, TDC, RCE, RE	C, DC, MSI, CCI	tw	100	-	-	ns
Data Clock Pulse Frequency	TDC, RDC, DC	fCL	64	-	4096	kHz
CCI Clock Pulse Frequency (MSI = 8 kHz) This Pin Will Accept One of These Discrete Clock Fre Will Compensate to Produce Internal Sequencing	quencies and	<sup>f</sup> CL1 <sup>f</sup> CL2 <sup>f</sup> CL3 <sup>f</sup> CL4 <sup>f</sup> CL5	     	128 1536 1544 2048 2560	- - - -	kHz
Propagation Delay Time TDE Rising to TDD Low Impedance	HCMOS CMOS	tP1		90 90	180 150	ns
TDE Falling to TDD High Impedance	HCMOS CMOS	<sup>t</sup> P2	—		55 40	
TDC Rising Edge to TDD Data, During TDE High	HCMOS CMOS	tP3	_	90 90	180 150	
TDE Rising Edge to TDD Data, During TDC High	HCMOS CMOS	<sup>t</sup> P4	—	90 90	180 150	
TDC Falling Edge to TDE Rising Edge Setup Time		<sup>t</sup> su1	20	-	-	ns
TDE Rising Edge to TDC Falling Edge Setup Time		t <sub>su2</sub>	100	-	-	ns
TDE Falling Edge to TDC Rising Edge to Preserve the N	lext TDD Data	t <sub>su8</sub>	20	—	—	ns
RDC Falling Edge to RCE Rising Edge Setup Time		t <sub>su3</sub>	20	—	—	ns
RCE Rising Edge to RDC Falling Edge Setup Time		t <sub>su4</sub>	100	-	-	ns
RDD Valid to RDC Falling Edge Setup Time		t <sub>su5</sub>	60	-	-	ns
CCI Falling Edge to MSI Rising Edge Setup Time		<sup>t</sup> su6	20	—	-	ns
MSI Rising Edge to CCI Falling Edge Setup Time	t <sub>su7</sub>	100	-	-	ns	
RDD Hold Time from RDC Falling Edge		t <sub>h</sub>	100	-	-	ns
TDE, TDC, RCE, RDC, RDD, DC, MSI, CCI Input Capa	citance		_	-	10	pF
TDE, TDC, RCE, RDC, RDD, DC, MSI, CCI Input Currer	nt		_	±0.01	±0.2	μA
TDD Capacitance During High Impedance (TDE Low)			—	12	15	pF
TDD Input Current During High Impedance (TDE Low)			_	±0.1	±10.0	μA

### **DEVICE DESCRIPTIONS**

A codec–filter is a device which is used for digitizing and reconstructing the human voice. These devices were developed primarily for the telephone network to facilitate voice switching and transmission. Once the voice is digitized, it may be switched by digital switching methods or transmitted long distance (T1, microwave, satellites, etc.) without degradation. The name codec is an acronym from "coder" for the A/D used to digitize voice, and "decoder" for the D/A used for reconstructing voice. A codec is a single device that does both the A/D and D/A conversions.

To digitize intelligible voice requires a signal to distortion of about 30 dB for a dynamic range of about 40 dB. This may be accomplished with a linear 13-bit A/D and D/A, but will far exceed the required signal to distortion at amplitudes greater than 40 dB below the peak amplitude. This excess performance is at the expense of data per sample. Two methods of data reduction are implemented by compressing the 13-bit linear scheme to companded 8-bit schemes. These companding schemes follow a segmented or "piecewise-linear" curve formatted as a sign bit, 3 chord bits, and 4 step bits. For a given chord, all 16 of the steps have the same voltage weighting. As the voltage of the analog input increases, the 4 step bits increment and carry to the 3 chord bits which increment. With the chord bits incremented, the step bits double their voltage weighting. This results in an effective resolution of 6 bits (sign + chord + 4 step bits) across a 42 dB dynamic range (7 chords above 0, by 6 dB per chord). There are two companding schemes used; Mu–255 Law specifically in North America, and A-Law specifically in Europe. These companding schemes are accepted world wide. The tables show the linear quantization levels to PCM words for the two companding schemes.

In a sampling environment, Nyquist theory says that to properly sample a continuous signal, it must be sampled at a frequency higher than twice the signal's highest frequency component. Voice contains spectral energy above 3 kHz, but its absence is not detrimental to intelligibility. To reduce the digital data rate, which is proportional to the sampling rate, a sample rate of 8 kHz was adopted, consistent with a band-width of 3 kHz. This sampling requires a low-pass filter to limit the high frequency energy above 3 kHz from distorting the inband signal. The telephone line is also subject to 50/60 Hz power line coupling which must be attenuated from the signal by a high-pass filter before the A/D converter. The D/A process reconstructs a staircase version of the desired inband signal which has spectral images of the in-band signal modulated about the sample frequency and its harmonics. These spectral images are called aliasing components which need to be attenuated to obtain the desired signal. The low–pass filter used to attenuate these aliasing components is typically called a reconstruction or smoothing filter.

The ML1455xx series PCM codec–filters have the codec, both presampling and reconstruction filters, a precision voltage reference on chip, and require no external components.

### ML145506

The ML145506 PCM codec–filter is the full–featured 22–pin device. It is intended for use in applications requiring maximum flexibility. The ML145506 is intended for bit interleaved or byte interleaved applications with data clock frequencies which are nonstandard or time varying. One of the five standard frequencies (listed in CCI Convert Clock Input section) is applied to the CCI input, and the data clock inputs can be any frequency between 64 kHz and 4.096 MHz. The V<sub>ref</sub> pin allows for use of an external shared reference or selection of the internal reference. The RxG pin accommodates gain adjustments for the inverted analog output. All three pins of the input gain setting operational amplifier are present which provide maximum flexibility for the analog interface.

### **PIN DESCRIPTIONS**

# DIGITAL

#### VLS Logic Level Select Input and HCMOS Digital Ground

VLS controls the logic levels and digital ground reference for all digital inputs and the digital output. These devices can operate with logic levels from full supply (VSS to VDD) or with TTL logic levels using VLS as digital ground. For VLS = VDD, all I/O is full supply (VSS to VDD swing) with CMOS switch points. For VSS < VLS < (VDD – 4 V), all inputs are TTL compatible with VLS being the digital ground while TDD outputs HCMOS levels from VLS to VDD. The pins controlled by VLS are inputs MSI, CCI, TDE, TDC, RCE, RDC, RDD, PDI, and output TDD.

# MSI

### **Master Synchronization Input**

MSI is used for determining the sample rate of the transmit side and as a time base for selecting the internal prescale divider for the convert clock input (CCI) pin. The MSI pin should be tied to an 8 kHz clock which may be a frame sync or system sync signal. MSI has no relation to transmit or receive data timing, except for determining the internal transmit strobe as described under the TDE pin description. MSI should be derived from the transmit timing in asynchronous applications. In many applications, MSI can be tied to TDE.

# CCI

# **Convert Clock Input**

CCI is designed to accept five discrete clock frequencies. These are 128 kHz, 1.536 MHz, 1.544 MHz, 2.048 MHz, or 2.56 MHz. The frequency at this input is compared with MSI and prescale divided to produce the internal sequencing clock at 128 kHz (or 16 times the sampling rate). The duty cycle of CCI is dictated by the minimum pulse width except for 128 kHz, which is used directly for internal sequencing and must have a 40% to 60% duty cycle. In asynchronous applications, CCI should be derived from transmit timing.

## TDC

## **Transmit Data Clock Input**

TDC can be any frequency from 64 kHz to 4.096 MHz, and is often tied to CCI if the data rate is equal to one of the five discrete frequencies. This clock is the shift clock for the transmit shift register and its rising edges produce successive data bits at TDD. TDE should be derived from this clock.

## TDE

# **Transmit Data Enable Input**

TDE serves three major functions. The first TDE rising edge following an MSI rising edge, generates the internal transmit strobe which initiates an A/D conversion. The internal transmit strobe also transfers a new PCM data word into the transmit shift register (sign bit first) ready to be output at TDD. The TDE pin is the high-impedance control for the transmit digital data (TDD) output. As long as this pin is high, the TDD output stays low impedance. This pin also enables the output shift register for clocking out the 8-bit serial PCM word. The logical AND of the TDE pin with the TDC pin, clocks out a new data bit at TDD. TDE should be held high for eight consecutive TDC cycles to clock out a complete PCM word for byte interleaved applications. The transmit shift register feeds back on itself to allow multiple reads of the transmit data. If the PCM word is clocked out once per frame in a byte interleaved system, the MSI pin function is transparent and may be connected to TDE.

The TDE pin may be cycled during a PCM word for bit interleaved applications. TDE controls both the high–impedance state of the TDD output and the internal shift clock. TDE must fall before TDC rises ( $t_{su8}$ ) to ensure integrity of the next data bit. There must be at least two TDC falling edges between the last TDE rising edge of one frame and the first TDE rising edge of the next frame. MSI must be available separate from TDE for bit interleaved applications.

### TDD

# **Transmit Digital Data Output**

The output levels at this pin are controlled by the VLS pin. For VLS connected to VDD, the output levels are from VSS to VDD. For a voltage of VLS between VDD – 4 V and VSS, the output levels are HCMOS compatible with VLS being the digital ground supply and VDD being the positive logic supply. The TDD pin is a three–state output controlled by the TDE pin. The timing of this pin is controlled by TDC and TDE. The data format (Mu–Law, A–Law, or sign magnitude) is controlled by the Mu/A pin.

# RDC

### **Receive Data Clock Input**

RDC can be any frequency from 64 kHz to 4.096 MHz. This pin is often tied to the TDC pin for applications that can use a common clock for both transmit and receive data transfers. The receive shift register is controlled by the receive clock enable (RCE) pin to clock data into the receive digital data (RDD) pin on falling RDC edges. These three signals can be asynchronous with all other digital pins.

## RCE

## **Receive Clock Enable Input**

The rising edge of RCE should identify the sign bit of a receive PCM word on RDD. The next falling edge of RDC, after a rising RCE, loads the first bit of the PCM word into the receive register. The next seven falling edges enter the remainder of the PCM word. On the ninth rising edge, the receive PCM word is transferred to the receive buffer register and the A/D sequence is interrupted to commence the decode process. In asynchronous applications with an 8 kHz transmit sample rate, the receive sample rate should be between 7.5 kHz and 8.5 kHz. Two receive PCM words may be decoded and analog summed each transmit frame to allow on–chip conferencing. The two PCM words should be clocked in as two single PCM words, a minimum of 31.25 µs apart, with a receive data clock of 512 kHz or faster.

# RDD

## **Receive Digital Data Input**

RDD is the receive digital data input. The timing for this pin is controlled by RDC and RCE. The data format is determined by the Mu/A pin.

# Mu/A

# Mu/A Select

This pin selects the companding law and the data format atTDD and RDD.

- Mu/A = V<sub>DD</sub>; Mu–255 Companding D3 Data Format with Zero Code Suppress
- Mu/A = VAG; Mu–255 Companding with Sign Magnitude Data Format
- Mu/A = VSS; A–Law Companding with CCITT Data Format Bit Inversions

Code	Sign/ Magnitude		Mu–	Law		₋aw ITT)
+ Full Scale	1111	1111	1000	0000	1010	1010
+ Zero	1000	0000	1111	1111	1101	0101
– Zero	0000	0000	0111	1111	0101	0101
– Full Scale	0111	1111	0000	0010	0010	1010
SIGN BIT CHORD BITS STEP BITS						
						_

NOTE: Starting from sign magnitude, to change format:

4

5

3

To Mu–Law —

1

0

MSB is unchanged (sign)

2

Invert remaining 7 bits

If code is 0000 0000, change to 0000 0010 (for zero code suppression)

To A-Law — MSB is unchanged (sign) Invert odd numbered bits Ignore zero code suppression

# PDI

# Power Down Input

The power down input disables the bias circuitry and gates off all clock inputs. This puts the VAG, Txl, RxO,  $\overline{RxO}$ , and TDD outputs into a high–impedance state. The power dissipation is reduced to 0.1 mW when  $\overline{PDI}$  is a low logic level. The circuit operates normally with  $\overline{PDI} = V_{DD}$  or with a logic high as defined by connection at VLS. TDD will not come out of high impedance for two MSI cycles after  $\overline{PDI}$  goes high.

# ANALOG

# VAG

# **Analog Ground Input/Output Pin**

VAG is the analog ground power supply input/output. All analog signals into and out of the device use this as their ground reference. Each version of the ML1455xx PCM codec-filter family can provide its own analog ground supply internally. The dc voltage of this internal supply is 6% positive of the midway between  $V_{DD}$  and  $V_{SS}$ . This supply can sink more than 8 mA but has a current source limited to 400  $\mu$ A. The output of this supply is internally connected to the analog ground input of the part. The node where this supply and the analog ground are connected is brought out to the VAG pin. In symmetric dual supply systems ( $\pm 5, \pm 6, \text{ etc.}$ ), VAG may be externally tied to the system analog ground supply. When  $\overline{RxO}$  or RxO drive low-impedance loads tied to VAG, a pull-up resistor to VDD will be required to boost the source current capability if VAG is not tied to the supply ground. All analog signals for the part are referenced to VAG, including noise; therefore, decoupling capacitors  $(0.1 \ \mu F)$ should be used from V<sub>DD</sub> to V<sub>AG</sub> and V<sub>SS</sub> to V<sub>AG</sub>.

# Vref

# Positive Voltage Reference Input

The V<sub>ref</sub> pin allows an external reference voltage to be used for the A/D and D/A conversions. If V<sub>ref</sub> is tied to V<sub>SS</sub>, the internal reference is selected. If V<sub>ref</sub> > V<sub>AG</sub>, then the external mode is selected and the voltage applied to V<sub>ref</sub> is used for generating the internal converter reference voltage. In either internal or external reference mode, the actual voltage used for conversion is multiplied by the ratio selected by the RSI pin. The RSI pin circuitry is explained under its pin description below. Both the internal and external references are inverted within the PCM codec–filter for negative input voltages such that only one reference is required.

**External Mode** — In the external reference mode ( $V_{ref} > V_{AG}$ ), a 2.5 V reference like the MC1403 may be connected from  $V_{ref}$  to  $V_{AG}$ . A single external reference may be shared by tying together a number of  $V_{ref}$  pins and  $V_{AG}$  pins from different codec–filters. In special applications, the external reference voltage may be between 0.5 and 5 V. However, the reference voltage gain selection circuitry associated with RSI must be considered to arrive at the desired codec–filter gain.

Internal Mode — In the internal reference mode (Vref

=VSS), an internal 2.5 V reference supplies the reference voltage for the RSI circuitry.

# RSI

### **Reference Select Input**

The RSI input allows the selection of three different overload or full-scale A/D and D/A converter reference voltages independent of the internal or external reference mode. The RSI pin is a digital input that senses three different logic states: VSS, VAG, and VDD. For RSI = VAG, the reference voltage is used directly for the converters. The internal reference is 2.5 V. For RSI = VSS, the reference voltage is multiplied by the ratio of 1.26, which results in an internal converter reference of 3.15 V. For RSI = VDD, the reference voltage is multiplied by 1.51, which results in an internal converter reference of 3.78 V. The device requires a minimum of 1.0 V of headroom between the internal converter reference to VDD. VSS has this same absolute valued minimum, also measured from the VAG pin. The various modes of operation are summarized in Table 2.

# $RxO, \overline{RxO}$

## **Receive Analog Outputs**

These two complimentary outputs are generated from the output of the receive filter. They are equal in magnitude and out of phase. The maximum signal output of each is equal to the maximum peak-to-peak signal described with the reference. If a 3.15 V reference is used with RSI tied to VAG and a 3 dBm0 sine wave is decoded, the RxO output will be a 6.3 V peak-to-peak signal. RxO will also have an inverted signal output of 6.3 V peak-to-peak. External loads may be connected from RxO to  $\overline{RxO}$  for a 6 dB push-pull signal gain or from either RxO or  $\overline{RxO}$  to VAG. With a 3.15 V reference, each output will drive 600  $\Omega$  to 9 dBm. With RSI tied to VDD, each output will drive 900  $\Omega$  to 9 dBm.

# RxG

# **Receive Output Gain Adjust**

The purpose of the RxG pin is to allow external gain adjustment for the RxO pin. If RxG is left open, then the output signal at RxO will be inverted and output at  $\overline{RxO}$ . Thus, the push-pull gain to a load from RxO to RxO is two times the output level at RxO. If external resistors are applied from RxO to RxG (RI) and from RxG to  $\overline{RxO}$  (RG), the gain of **RxO** can be set differently from inverting unity. These resistors should be in the range of 10 k $\Omega$ . The RxO output level is unchanged by the resistors and the  $\overline{RxO}$  gain is approximately equal to minus RG/RI. The actual gain is determined by taking into account the internal resistors which will be in parallel to these external resistors. The internal resistors have a large tolerance, but they match each other very closely. This matching tends to minimize the effects of their tolerance on external gain configurations. The circuit for RxG and RxO is shown in the Block Diagram.

# Txl

### **Transmit Analog Input**

TxI is the input to the transmit filter. It is also the output of the transmit gain amplifier. The TxI input has an internal gain

of 1.0, such that a 3 dBm0 signal at TxI corresponds to the peak converter reference voltage as described in the Vref and RSI pin descriptions. For a 3.15 V reference, the 3 dBm0 input should be 6.3 V peak-to-peak.

### +Tx/-Tx**Positive Tx Amplifier Input Negative Tx Amplifier Input**

The Txl pin is the input to the transmit band-pass filter. If +Tx or -Tx is available, then there is an internal amplifier preceding the filter whose pins are +Tx, -Tx, and TxI. These pins allow access to the amplifier terminals to tailor the input gain with external resistors. The resistors should be in the range of  $10 \text{ k}\Omega$ .

### **POWER SUPPLIES**

#### VDD

### Most Positive Power Supply

V<sub>DD</sub> is typically 5 V to 12 V.

### VSS

### Most Negative Power Supply

VSS is typically 10 V to 12 V negative of VDD. For a  $\pm 5$  V dual-supply system, the typical power supply configuration is  $V_{DD} = 5 V$ ,  $V_{SS} = -5 V$ ,  $V_{LS} = 0 V$  (digital ground accommodating TTL logic levels), and  $V_{AG} = 0$  V being tied to system analog ground.

For single-supply applications, typical power supply configurations include:

$$V_{DD} = 10 V \text{ to } 12 V$$
  
 $V_{SS} = 0 V$ 

$$V_{SS} =$$

VAG generates a mid supply voltage for referencing all analog signals.

VLS controls the logic levels. This pin should be connected to VDD for CMOS logic levels from VSS to VDD. This pin should be connected to digital ground for true TTL logic input levels referenced to VLS, with HCMOS output levels from VLS to VDD.

# **TESTING CONSIDERATIONS**


An analog test mode is activated by connecting MSI and CCI to 128 kHz. In this mode, the input of the A/D (the output of the Tx filter) is available at the PDI pin. This input is direct coupled to the A/D side of the codec. The A/D is a differential design. This results in the gain of this input being effectively attenuated by half. If monitored with a high-impedance buffer, the output of the Tx low-pass filter can also be measured at the PDI pin. This test mode allows independent evaluation of the transmit low-pass filter and A/D side of the codec. The transmit and receive channels of these devices are tested with the codec-filter fully functional.

RSI* Pin Level	V <sub>ref</sub> * Pin Level	Peak–to–Peak Overload Voltage (Txl, RxO)
V <sub>DD</sub>	V <sub>SS</sub>	7.56 Vp–p
V <sub>DD</sub>	V <sub>AG</sub> + V <sub>EXT</sub>	(3.02 x V <sub>EXT</sub> ) Vp–p
V <sub>AG</sub>	V <sub>SS</sub>	5 Vp–p
V <sub>AG</sub>	V <sub>AG</sub> + V <sub>EXT</sub>	(2 x V <sub>EXT</sub> ) Vp–p
V <sub>SS</sub>	V <sub>SS</sub>	6.3 Vp–p
V <sub>SS</sub>	V <sub>AG</sub> + V <sub>EXT</sub>	(2.52 x V <sub>EXT</sub> ) Vp–p

### Table 1. ML145506 Options Available by Pin Selection

Pin Programmed Logic Level		RSI Peak Overload Voltage	VLS
V <sub>DD</sub>	Mu–Law Companding Curve and D3/D4 Digital Formats with Zero Code Suppress	3.78	CMOS Logic Levels
VAG	Mu–Law Companding Curve and Sign Magnitude Data Format	2.50	TTL Input Levels, V <sub>AG</sub> Up; HCMOS Output Levels, V <sub>AG</sub> to V <sub>DD</sub>
V <sub>SS</sub>	A-Law Companding Curve and CCITT Digital Format	3.15	TTL Levels, $V_{SS}$ Up; HCMOS Output Levels, $V_{SS}$ to $V_{DD}$

Table 2. Summary of Operation Conditions User Programmed Through Pins  $V_{DD}$ ,  $V_{AG}$ , and  $V_{SS}$ 



\* Data output during this time will vary depending on TDC rate and TDE timing.

#### Figure 2. Transmit Timing Diagram





Figure 3. Receive Timing Diagram



#### Figure 4. MSI/CCI Timing Diagram




Figure 5. ML145506 Gain vs Level Mu-Law Transmit




Figure 6. ML145506 Gain vs Level Mu–Law Receive





Figure 9. ML145506 Gain vs Level A–Law Transmit

Figure 10. ML145506 Gain vs Level A–Law Receive









Figure 21. ML145506 Low–Pass Filter Response Receive






## Figure 22. Simple Clock Circuit for Driving ML145506 Codec–Filters



#### (a) Universal Transformer Hybrid Using ML145506






Figure 24. Hybrid Interfaces to the ML145506 PCM Codec–Filter Mono–Circuit

			Normalized	Digital Code								
Chord	Number	Step	Encode Decision	1	2	3	4	5	6	7	8	Normalized Decode
Number	of Steps	Size	Levels	Sign	Chord	Chord	Chord	Step	Step	Step	Step	Levels
			- 8159 -									
				1	0	0	0	0	0	0	0	8031
8	16	256	7903 — : 1210 —					:				:
			4319 —	1	0	0	0	1	1	1	1	4191
_	10	100	- 4063 — :					•				:
7	16	128	2143 —	1	0	0	1	1	1	1	1	2079
			– 2015 – :					:				÷
6	6 16 6	64	1055 —	1	0	1	0	1	1	1	1	1023
			- 991 - :					:				÷
5	16	32	511 —	1	0	1	1	1	1	1	1	495
			- 479 - :					:				÷
4	16	16	239 —	1	1	0	0	1	1	1	1	231
			- 223 - :					:				÷
3	16	8	103 —	1	1	0	1	1	1	1	1	99
			+ 95 - : :	:							:	
2	16	4	35 —	1	1	1	0	1	1	1	1	33
		- 31 - :					:				÷	
1	15	2	3 —	1	1	1	1	1	1	1	0	2
	1	1	- 1 -	1	1	1	1	1	1	1	1	0
			- 0 -									

### Table 3. Mu-Law Encode-Decode Characteristics

NOTES:

1. Characteristics are symmetrical about analog zero with sign bit = 0 for negative analog values.

2. Digital code includes inversion of all magnitude bits.






Figure 26. Digital Telephone Schematic

			Normalized Encode	Digital Code							Normalized	
Chord	Number	Step	Decision	1	2	3	4	5	6	7	8	Decode
Number	of Steps	Size	Levels	Sign	Chord	Chord	Chord	Step	Step	Step	Step	Levels
			- 4096 -									
			3968 —	1	0	1	0	1	0	1	0	4032
7	16	128	÷	: :								:
			2176 —	1	0	1	0	0	1	0	1	2112
6	16	64	- 2048 - : 1088 -					:				:
0	10	04	- 1024 -	1	0	1	1	0	1	0	1	1056
5 40 00		32	- 1024 - : 544 -	:							:	
5	16	32	- 512 -	1	0	0	0	0	1	0	1	528
4		16	- 512 - : 272 -					:				:
4	16	10	- 256 -	1	0	0	1	0	1	0	1	264
3	16	8	230 E 136 —					:				÷
3	10	0	- 128 -	1	1	1	0	0	1	0	1	132
	4	- 126 - : 68 -					:				:	
2	16	4		1	1	1	1	0	1	0	1	66
			- 64 - : 2 -					•				:
1	32	2		1	1	0	1	0	1	0	1	1
			- 0 -									

#### Table 4. A-Law Encode-Decode Characteristics


NOTES:

1. Characteristics are symmetrical about analog zero with sign bit = 0 for negative analog values.

2. Digital code includes alternate bit inversion, as specified by CCITT.

### **OUTLINE DIMENSIONS**

P DIP 22 = WP (ML145506WP) PLASTIC DIP CASE 708-04



NOTES: 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.

2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	MILLIM	ETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	27.56	28.32	1.085	1.115		
В	8.64	9.14	0.340	0.360		
С	3.94	5.08	0.155	0.200		
D	0.36	0.56	0.014	0.022		
F	1.27	1.78	0.050	0.070		
G	2.54	BSC	0.100 BSC			
Н	1.02	1.52	0.040	0.060		
J	0.20	0.38	0.008	0.015		
Κ	2.92	3.43	0.115	0.135		
L	10.16	6 BSC	0.400 BSC			
М	0 °	15°	0°	15°		
Ν	0.51	1.02	0.020	0.040		

Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.