


ML4335 Quad Latch (Open Collector)

Legacy Device: Motorola MC4335



This monolithic device consists of four latch circuits with open collector outputs common Strobe input, and output enable input. The output of each latch will follow the data input when the Strobe input is in a logical "1" state. When the Strobe is in a logical "0" state, the latch will store the logic state of the data input just prior to the change of the Strobe from a "1" level to a "0" level.

The open collector outputs make this device useful for bussing or wire ORing outputs together. Two 5.0 k ohm resistor are available in the package to provide the passive pullup function in wired—OR or bussed operation. The output enable is useful where it is desirable to gate information out of the latches according to a predetermined timing scheme.

Input Loading Factor (MTTL 1 Loads):

Data Input (Strobe High) - 4335 = 4.2

Data Input (Strobe Low) - 4335 = 1.1


Output Enable – 4335 = 4.0


Output Loading Factor (TTL 1 Loads):

4335 = 7 (1OL = 9.3 mAdc)

Total Power Dissipation = 140 mW typ/pkg Propagation Delay Time - 25 ns typ

CIRCUIT SCHEMATIC





at the data inputs prior to the setup time and remain at the data inputs through the hold time to insure that it will be stored by the latch when the negative edge of the strobe occurs. The setup time is 7.0 ns for a logical "1" and 5.0 ns for a logical "0". Hold time is 7.0 ns after the strobe edge for a logical "1" and 5.0 ns prior to the strobe edge for a logical "0". the negative edge of the strobe input. Information must be present


S	
\ddot{c}	
_	
ò	
~	
ш	
-	
ç	
2	
4	
CHARACTERISTICS	
\overline{c}	
Ξ.	
긪	
3	
=	
ELECTRICAL	
5	
Ш	

shown for the Strobe,	ELECTRICAL CHARACIERISTICS Test procedures are shown for the Strobe,	Strobe,	S. Se,					μM	-	EST CUI	RENT/	VOLTA	TEST CURRENT/VOLTAGE VALUES (All Temperatures) Volts	Volts	peratur	(sa.					
data a inp		Enable, and only one data input, and for one output. Other data inputs and outputs	and f	for			1_	_0_		\ 	> =	> "	V _R	5	Vmax	20	CCL CCL	V _{CCH}			
e manner.	er.						-	11.6 0.	1 1.0	0.8	2.0	0.4	4.5	5.5	7.0	5.0	4.5	5.5			
W	W		MC4335 Test Limits	Test Lin	nits				TEST	CURRE	NT/VOI	TAGE	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:	SIT SNI	TED BI	NOM:				7	
Under55°C	−55°C		+2	+25°C	+125°C	ر 2°د	1	-	-	-	-								Pulse Pulse	onlse	
Test Min Max	-		Min	Max	Min	Max	Unit	ا اه	-i-	>	>=	>"	>	\ out	V	ν ς	700	V CG H	-	2	Gnd
						O. Carrie	24/42											,			9
5.	5	9 1		-5.6	, ,	-5.6 mA	mAdc			1 02	1 1		3,5,7	1, 1			, ,	4 —			P —
			,	-7.0	1	-7.0					'	2 0	1,3,5,6,7	1.	ı	,	1		1		
65.3			1 1	-5.3	1 1	-5.3	_			' '	1 1	13	1,2,3,3,7				. ,	-			-
0.2			111	0.2	1 1 1	0.2 mA 0.5	mAdc	1 1 1	1 1 1		1 1'1 2 '		H 67 9	1 1 1	10.1	1 1 1	1 1 7	4-6	111		2,10 1,3,5,7,10 1,2,3,5,7,10
5.5	-	1	5.5		5.5	- Vc	Vdc			'	,	'		1.	,	,	,	4.	,	,	2,10
9			-	1 1	-		_		9 2	' '	' '	' '		. 1				>			1,2,3,5,7,10
7:		3	-	-			0,51	4	-		9	1	2.8.5.7	,		1	4	,	,	,	1.10
14		н .		; -					1.1		2,6	1 1			1.1	1.1	-		1 63		10
14 2.4 -		1	2.4	1.1	2.4	- Vc	Vdc	- 1	14 - 14 -	9 1	1,2	9,	- 23	1 1	1 1	1 1	4 4			, , ,	1,3,5,7,10
14 - 0.25 14 - 1.0		0.2	1, 1	0.25	- 1 · 1	0.25 m/ 1.0 m/	mAdc mAdc			- 1	' '	1 1	1,2	14	- 14	- 4		4.1			10 6,10
			/:																		
	-			44	ı	- m/	mAdc		'	'	'	-	2		4	,	,	,			1,3,5,6,7,10
- 4		42	,	42	1	42 m/	mAdc	-	'	-	-	'	-		,	4					10
4 - 34	\neg	4	'	34	1	34 m/	mAdc		-	-	'	' "		'		47			,		1,3,5,6,7,10


Pulse: 1 ·

VOLTAGE WAVEFORMS


Strobe Input




Data Inputs







SWITCHING TIME TEST CIRCUIT



R_L value given in Switching Time Test Procedures table.

 C_{T} = 15 pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.

High impedance probes (>1.0 Megohm) must be used.

SWITCHING TIME TEST PROCEDURES (T_A = 25°C) (Letters shown in test columns refer to waveforms.)

		PIN UNDER		INPUT		ОПТРИТ	RL	LIMITS (ns)
		TEST	Pin 1	Pin 2	Pin 6	Pin 14	Ohms	Max
TEST	SYMBOL	(In/Out)	D0	Strobe	Enable	D0	4335	4335
Strobe Propagation Delay	t _{pd+1}	2/14	Т	S	2.4 V	U	510	25
	tpd-1	2/14	T	S	2.4 V	U	510	40
	tpd+2	2/14	Т	S	2.4 V	U	5.0 k	50
	tpd-2	2/14	Т	S	2.4 V	U	5.0 k	34
Rise Time	t+	14	Т	S	2.4 V	U	510 or	0.3 RC
							5.0 k	
Fall Time	t-	14	т	S	2.4 V	U	610	9.0
Data Propagation Delay	t _{pd+3}	1/14	V	2.4 V	2.4 V	w	510	20
	tpa-3	1/14	V	2.4 V	2.4 V	w	610	30
V	tpd+4	1/14	V	2.4 V	2.4 V	w	5.0 k	60
	tpd-4	1/14	V	2.4 V	2.4 V	w	5.0 k	26
Enable Propagation Delay	t _{pd+3}	1/14	×	2.4 V	Y	Z	510	20
	1 _{pd} -3	1/14	×	2.4 V	Υ	2	510	30
	tpd+4	1/14	×	2.4 V	Y.	Z	5.0 k	50
	tpd-4	1/14	×	2.4 V	Y	Z	5.0 k	25
Minimum Strobe Enable		1/14	τO	1.8 V	2.4 V	2	5.0 k	3
Maximum Strobe Inhibit		1/14	τŒ	1.0 V	2.4 V	3	5.0 k	3

Pulse T conditions changed: V_L = 1.0 V, V_H = 1.8 V

Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.

Output shall follow data input.

O Output shall not toggie.