

January 9, 2024

# **ML5236**

Analog Front-End IC for 14-Serial-Cell Lithium-Ion Rechargeable Battery Protection

#### ■ General Description

The ML5236 is an analog front-end IC intended for 14-cell Li-ion rechargeable battery protection systems. With integrated individual cell voltage monitor and charge/discharge current monitor functions, it protects cell overvoltage, cell undervoltage, and pack over-current working with an external microcontroller (MCU). Also, it is equipped with the short-circuit protection function, which autonomously turns off the external charge/discharge Nch-FETs on the high-side power rail without the external MCU.

#### Features

 5- to 14-cell high-precision cell voltage measurement function Built-in 12-bit successive approximation type ADC Cell voltage measurement precision: ±10mV (typ) at cell voltage 4V

Cell voltage measurement time: 2ms per cell (typ)

• Charge/discharge current measurement function

The potential differential between the ISP and ISM pins amplified by 12- or 60-fold, then digitized with the 12-bit ADC.

(A single ADC module is shared in cell voltage measurement and pack current measurement.)

• Short-circuit protection function

Variable detection threshold between ISP and ISM pins: 50mV/100mV/150mV/200mV (typ) Detection delay time adjustable using an external capacitor

- Built-in cell balancing switch on each cell: Switch ON resistance  $6\Omega$  (typ)
- External charge/discharge FET control: Built-in gate driver for highside Nch-FET
- Temperature sensor measurement function: Two thermistor inputs
- Overvoltage protection function: Overvoltage protection tripped by comparing each A/D converted cell voltage value with the detection threshold defined in the control register
- MCU interface: SPI serial interface (mode 0)

Dedicated power supply pin VSPI allows 5V interface

• Built-in 3.3V regulator for an external MCU: 10mA (max) output current Current boost circuitry configurable with an external Pch-FET

• Low current consumption

 $\begin{array}{ll} \mbox{Normal operation} & : 330 \mu \mbox{A(typ)}, 700 \mu \mbox{A (max)} \\ \mbox{Power-save} & : 120 \mu \mbox{A(typ)}, 200 \mu \mbox{A (max)} \\ \mbox{Power-down} & : 0.1 \mu \mbox{A(typ)}, 1 \mu \mbox{A(max)} \end{array}$ 

Power supply voltage : +8V to +64V
 Operating temperature range : -40°C to +85°C
 Package : 44-Pin TQFP

#### Application


- Power tools and Garden tools
- •E-Bike and Electric assisted bicycle
- •Uninterruptible Power Supplies (UPS)
- Energy Storage Systems (ESS)

#### Part number


ML5236TB



### ■ Block Diagram



## ■ Pin Configuration (Top View)



# LAPIS Technology Co.,Ltd.

■ Pin Desc	cription	•	
Pin No.	Pin name	I/O	Description
1	C_FET	0	Charge FET gate drive. Connected to the gate pin of the external Nch-FET. In the ON state, the CFS level +12V (typ) is asserted, while the CFS level is asserted in the OFF state.
2	CFS	ı	Reference voltage input for the C_FET drive charge pump. Connected to the source pin of the charge FET.
3	VDDR	_	Power supply for the internal regulator. Configure an external CR noise filter circuit.
4	VDD	_	Power supply.  Configure an external CR noise filter circuit.
5	V14	I	Cell 14 positive input.
6	V13	I	Cell 14 negative input and Cell 13 positive input.
7	V12	I	Cell 13 negative input and Cell 12 positive input.
8	V11	I	Cell 12 negative input and Cell 11 positive input.
9	V10	I	Cell 11 negative input and Cell 10 positive input.
10	V9	I	Cell 10 negative input and Cell 9 positive input.
11	V8	I	Cell 9 negative input and Cell 8 positive input. For the 5-cell applications, connected to GND.
12	V7	ı	Cell 8 negative input and Cell 7 positive input. For the 5- to 6-cell application, connected to GND.
13	V6	I	Cell 7 negative input and Cell 6 positive input.  For the 5- to 7-cell applications, connected to GND.
14	V5	I	Cell 6 negative input and Cell 5 positive input. For the 5- to 8-cell applications, connected to GND.
15	V4	I	Cell 5 negative input and Cell 4 positive input. For the 5- to 9-cell applications, connected to GND.
16	V3	I	Cell 4 negative input and Cell 3 positive input.  For the 5- to 10-cell applications, connected to GND.
17	V2	I	Cell 3 negative input and Cell 2 positive input.  For the 5- to 11-cell applications, connected to GND.
18	V1	I	Cell 2 negative input and Cell 1 positive input.  For the 5- to 12-cell applications, connected to GND.
19	V0	I	Cell 1 negative input.  For the 5- to 13-cell applications, connected to GND.
20	GND	_	Ground pin.
21	ISM	I	Current sense negative input. Connected to the negative terminal of the most negative battery cell.
22	ISP	I	Current sense positive input. The ISP pin level should be higher than the ISM pin level in discharge state.
23	VSPI	_	Serial MCU interface power supply. Tied to the external MCU power supply.
24	/CS	ı	Serial MCU interface chip select input. Serial MCU interface is enabled with L-level input.

# LAPIS Technology Co.,Ltd.


Pin No.	Pin name	I/O	Description
25	SCK	1	Serial MCU interface clock input. SDI input is captured at the rising edge of the SCK clock, while SDO output should be read at the falling edge of the SCK.
26	SDI	I	Serial MCU interface data input.
27	SDO	0	Serial MCU interface data output. If /CS input is "H" level, SDO is fixed to Hi-Z state.
28	/INTO	0	Interrupt signal output to an external MCU, NMOS open drain. Should be pulled up externally so that "L" level is asserted when an interrupt occurs.
29	GND	_	Ground.
30	TDRV	0	Ground for thermistors. 0V is asserted during temperature measurement, or fixed to the Hi-Z state otherwise.
31	TEMP1	ı	Thermistor inputs. Connected to TDRV through an NTC thermistor, and
32	TEMP2	I	also pulled up to VREF via a resistor.
33	CDLY	Ю	Short circuit detection delay time configuration pin. Connected to GND through a capacitor.
34	VREF	0	2.5V reference level output for the internal ADC. Connected to GND through a $4.7\mu F$ capacitor.
35	VREG	0	Built-in 3.3V regulator output. Connected to GND through a 4.7μF capacitor. Can power the external MCU.
36	TEST	I	Device test enable input. Should be fixed to GND.
37	/PUPIN	I	Power-up trigger input. The device wakes up with the "L" level input. Internally pulled up to VDD through a $1M\Omega$ resistor.
38	PSNS	ı	Charger presence detection input at power-down. The device is powered-up when the PSNS level becomes 1/2VDD or higher during power-down. The ADC can measure 1/32-fold voltage of the PSNS level.
39	DFS	I	Reference voltage input for the D_FET drive charge pump. Connected to the source pin of the discharge FET. The ADC can measure 1/32-fold voltage of the DFS level.
40	D_FET	0	Discharge FET gate drive. Connected to the gate pin of the external Nch-FET. In the ON state, the DFS level +12V (typ) is asserted, while the DFS level is asserted in the OFF state.
41	CPHD	0	Charge pump capacitor input for D_FET drive. Connect a capacitor with
42	CPLD	0	approximately twice the gate capacitance of the discharge FET between the CPHD and CPLD pins.
43	CPLC	0	Charge pump capacitor input for C_FET drive. Connect a capacitor with
44	CPHC	0	approximately twice the gate capacitance of the charge FET between the CPHC and CPLC pins.

## ■ Absolute Maximum Ratings

GND=0V.	Ta-25°C
いいコンニいひこ	14=70 (

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage	$V_{DD}$	Applied to VDD and VDDR pins	-0.3 to +86.5	V
	V <sub>IN1</sub>	Applied to V14 to V0 pins Voltage difference between Vn+1 and Vn pins (note)	-0.3 to +6.5	V
	V <sub>IN2</sub>	Applied to CFS, DFS, and PSNS pins	-0.3 to +86.5	V
Input voltage	V <sub>IN3</sub>	Applied to /PUPIN pin	-0.3 to V <sub>DD</sub> +0.3	V
	V <sub>IN4</sub>	Applied to TEMP1, TEMP2, ISM, and ISP pins	-0.3 to V <sub>REG</sub> +0.3	V
	V <sub>IN5</sub>	Applied to /CS, SCK, and SDI pins	-0.3 to V <sub>SPI</sub> +0.3	V
	V <sub>OUT1</sub>	Applied to D_FET pin VDFS=DFS pin voltage	V <sub>DFS</sub> -0.3 to +86.5	V
Output voltage	V <sub>OUT2</sub>	Applied to C_FET pin VcFs=CFS pin voltage	V <sub>CFS</sub> -0.3 to +86.5	V
	V <sub>ОUТ3</sub>	Applied to /INTO ,TDRV and CDLY pins	-0.3 to +6.5	V
	V <sub>OUT4</sub>	Applied to SDO pin	-0.3 to V <sub>SPI</sub> +0.3	V
Short circuit output current	los	VDD=50V, Applied to VREG, VREF, SDO, /INTO, TDRV, CDLY, C_FET, and D_FET pins	20	mA
Cell balancing current	Ісв	Per cell balancing switch	100	mA
Power dissipation	PD	Ta=25°C	1.9	W
Junction temperature	Tj <sub>MAX</sub>	_	125	°C
Package thermal resistance	θја	JEDEC double-side board mounted	50.7	°C/W
Storage temperature	T <sub>STG</sub>	_	-55 to +150	°C

Note: When connecting and disconnecting battery cells, voltage exceeding the absolute maximum rating may be applied between the adjacent Vn+1 and Vn inputs, resulting in permanent damage on the LSI. Make a full and detailed evaluation before usage.



Package thermal loss tolerance decreases with increased ambient temperature Ta as in the left diagram. Make sure that the thermal loss tolerance is not exceeded especially when the output current on the VREG pin is high.

## ■ Recommended Operating Conditions

(GND= 0 V)

			( )	JIND UV
Parameter	Symbol	Condition	Range	Unit
Power supply voltage	$V_{DD}$	Applied to VDD and VDDR pins	8 to 64	V
	V <sub>SPI</sub>	Applied to VSPI pin	2.7 to 5.5	V
Operating temperature	Та	No VREG output load	-40 to +85	°C

## ■ Electrical Characteristics

## DC Characteristics

	o 64V, V <sub>SPI</sub>	= 2.7  to  5.5V,  GND  = 0				
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Digital "H" input voltage (*1)	ViH	_	0.8×Vspi	_	V <sub>SPI</sub>	V
Digital "L" input voltage (*1)	VIL	_	0	_	0.2×Vspi	V
/PUPIN pin "H" input voltage	VIHP	_	0.8×V <sub>DD</sub>	_	$V_{DD}$	V
/PUPIN pin "L" input voltage	V <sub>ILP</sub>	_	0	_	0.2×V <sub>DD</sub>	V
Digital "H" input current (*1)	Іін	VIH = VSPI	_		2	μΑ
Digital "L" input current (*1)	Iı∟	V <sub>IL</sub> = GND	-2	_	_	μΑ
/PUPIN pin "H" input current	Іінр	V <sub>IH</sub> = V <sub>DD</sub>	_	_	2	μΑ
/PUPIN pin "L" input current	I <sub>ILP</sub>	V <sub>DD</sub> =64V, V <sub>IL</sub> = GND	-128	-64	-32	μΑ
Digital "H" output voltage (*2)	Vон	Іон=-100μΑ	V <sub>SPI</sub> -0.2	_	Vspi	V
Digital "L" output voltage (*3)	Vol	I <sub>OL</sub> =1mA	0	_	0.2	V
Digital output leakage current (*3)	I <sub>OLK</sub>	V <sub>OH</sub> = V <sub>SPI</sub> V <sub>OL</sub> =0V	-2	_	2	μΑ
Cell voltage monitor pin Input current (*4)	I <sub>INVC</sub>	Cell voltage being measured	-5	_	15	μΑ
Cell voltage monitor pin Input leakage current (*4)	lilvc	Cell voltage not being measured	-5	_	5	μΑ
FET "H" output voltage (*5)	Vohf	I <sub>OH</sub> =-1µA V <sub>DD</sub> =V <sub>S</sub> =18V to 64V V <sub>S</sub> : CFS and DFS pin voltage	Vs+8	V <sub>S</sub> +12	Vs+16	V
FET "L" output voltage (*5)	Volf	$I_{OL} = 1\mu A$ $V_{DD} = V_{S} = 18V$ to 64V $V_{S}$ : CFS and DFS pin voltage	Vs	_	Vs+0.3	V
VPFC output voltage	$V_{REG1}$	V <sub>DD</sub> =10V to 64V Output load current < 10mA	3.0	3.3	3.6	V
VREG output voltage	V <sub>REG2</sub>	V <sub>DD</sub> =8V to 10V Output load current < 5mA	3.0	3.3	3.6	V
\/PEE output voltage	$V_{REF1}$	Ta=0 to 60°C Output load current < 1mA	2.48	2.50	2.54	V
VREF output voltage	V <sub>REF2</sub>	Ta=-40 to 85°C Output load current < 1mA	2.45	2.50	2.55	V
Cell balancing switch ON resistance	R <sub>BL</sub>	Internal balancing FET  V <sub>DS</sub> =0.6V,  V <sub>DD</sub> =18V to 64V	3	6	30	Ω

<sup>(\*1)</sup> Applied to /CS, SCK, and SDI pins. (\*2) Applied to SDO pin. (\*3) Applied to SDO, /INTO, and TDRV pins. (\*4) Applied to V14 to V0 pins. (\*5) Applied to C\_FET and D\_FET pins.

# **Supply Current Characteristics**

consumption

$V_{DD} = 8 \text{ to } 64V, V_{SPI}$	= 2.7  to 5.	5V, $GND = 0V$ , $Ia = -40$	1 to +85°C,	no vkeg a	na vket o	utput load
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Cell voltage						
measurement state	$I_{DD1}$	No output load	_	330	700	μΑ
current consumption						
Power-save state	I <sub>DD2</sub>	No output load		120	200	μA
current consumption	1002	140 output load		120	200	μΛ
Power-down state	lana	No output load		0.1	1.0	μA
current consumption	I <sub>DDS</sub>	เพื่อ อินเคนเ เอลน		0.1	1.0	μΑ
VSPI pin		No output load				
static current	I <sub>VSPI</sub>	Without SPI	_	_	10	μA

(Note) The above current consumption values are defined by the total current on the VDD and VDDR pins.


communication

## Cell Voltage Measurement Characteristics

$V_{DD}$ = 8 to 64V, $V_{SPI}$ = 2.7 to 5.5V, GND = 0V, Ta = -40 to +85°C, no VREG output load						
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Cell voltage measurement range	$V_{\text{VMR}}$	(*1)	0.1	-	4.5	V
	V <sub>ER1T</sub>	Cell voltage = 3.8 to 4.3V Ta = 25°C	-15	l	15	mV
Cell voltage	V <sub>ER2T</sub>	When cell voltage = 1V Ta = 25°C	-50		50	mV
measurement error (*2)	$V_{\text{ER1}}$	Cell voltage = 3.8 to 4.3V Ta = 0°C to 60°C	-20	I	20	mV
	V <sub>ER2</sub>	When cell voltage = 1V Ta = 0°C to 60°C	-70		70	mV
Cell voltage measurement step	V <sub>LSB</sub>	_		5000/4095	_	mV
Cell voltage	tscan	14-cell scan	22	28	36	ms
measurement time	tsel	Individual cell select	1.6	2	2.6	ms

- (\*1) The power supply voltage VDD should be greater than 8V.
- (\*2) The measurement error within 1.0-to-3.8V cell voltage range is obtained by linear extrapolation.

#### Cell voltage measurement timing diagram




#### Current Measurement Characteristics

 $V_{DD}$  = 8 to 64V,  $V_{SPI}$  = 2.7 to 5.5V, GND = 0V, Ta = -40 to +85°C, shunt resistor=1m $\Omega$ , no VREG output load

Parameter	Symbol	Condition	Min.	Tup	Max.	Unit
	Symbol			Тур.		
Current measurement	I <sub>MR1</sub>	GIM bit = "0"	-150	_	30	A
range	I <sub>MR2</sub>	GIM bit = "1"	-25	_	5	Α
	0	GIM bit = "0"	44.4	40	40.0	<b>-</b>
Current measurement	G <sub>IM0</sub>	Ta = 0°C to 60°C	11.4	12	12.6	Factor
amplifier gain (*1)	G <sub>IМ1</sub>	GIM bit = "1"	57	60	63	Factor
	GIM1	Ta = 0°C to 60°C	37	00	03	Factor
Current messurement	1/	GIM bit = "0"	2B84	2222	2 N E 1	Hex
Current measurement  A/D conversion value	$V_{ZIM1}$	Ta = 0°C to 60°C	2D04	3333	3AE1	нех
at zero current	1/	GIM bit = "1"	2055	3333	3D70	Hex
at zero current	$V_{ZIM2}$	Ta = 0°C to 60°C	28F5			
	I <sub>ER1</sub>	GIM bit = "0"	-2.5		2.5	А
		Ta = 0°C to $60$ °C		_		
Current measurement		-50A measurement				
error (*2)		GIM bit = "1"				
	$I_{ER2}$	Ta = 0°C to 60°C	-0.5		0.5	Α
		-10A measurement				
Current measurement	I <sub>LSB1</sub>	GIM bit = "0"	_	3.1790	_	mA
step	I <sub>LSB2</sub>	GIM bit = "1"	_	0.6358	_	mA
Current measurement		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\				
setup	tsтв	When changing GIM		_	2	ms
stabilization time		and ZERO bits				
Current measurement	4		0.0	4.0	4.0	
time (*3)	tıм	_	0.8	1.0	1.3	ms

- (\*1) The both ends of the shunt resistor should be tied to the ISP and ISM pins via a  $1k\Omega$  resistor respectively .
- (\*2) Assuming a  $1m\Omega$  shunt resistor without resistance error, the A/D conversion value at zero current flow is compensated. The given values include errors in the amplification gain factor of 12- or 60-fold. (\*3) Stabilization time for current measurement amplifier gain switching is not included.


#### Current measurement timing diagram



# Temperature Sensor Measurement Characteristics Vop. = 8 to 64V, Vop. = 2.7 to 5.5V, GND = 0

$V_{DD} = 8$ to 64V, $V_{SPI} = 2.7$ to 5.5V, GND = 0V, Ia = -40 to +85°C, no VREG output load.						
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
TEMP1 and TEMP2 pins input current	Ітемр	V <sub>IN</sub> =0V to V <sub>REG</sub>	-2	_	2	μΑ
TEMP1 and TEMP2 pins input voltage measurement error	V <sub>TER</sub>	TEMP input = 0.3 to 2.3V	-25	_	25	mV
Temperature sensor measurement step	$V_{TLSB}$	_	_	2500/4095	_	mV
Temperature sensor	tтемр	_	0.8	1.0	1.3	ms


## Temperature sensor measurement timing diagram



# • Short circuit Detection and VREG Threshold Characteristics

$V_{DD}$ = 8 to 64V, $V_{SPI}$ = 2.7 to 5.5V, GND = 0V, Ta = -40 to +85°C, no VREG output load						
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
	V <sub>S0T</sub>	SC1 and SC0 bits = (0,0) Ta = 25°C	30	50	70	mV
	Vs1T	SC1 and SC0 bits = (0,1), Ta = 25°C	75	100	125	mV
	V <sub>S2T</sub>	SC1 and SC0 bits = (1,0), Ta = 25°C	120	150	180	mV
Short circuit detection	V <sub>S3T</sub>	SC1 and SC0 bits = (1,1), Ta = 25°C	160	200	240	mV
threshold	Vso	SC1 and SC0 bits = (0,0)	25	50	75	mV
	V <sub>S1</sub>	SC1 and SC0 bits = (0,1)	65	100	135	mV
	V <sub>S2</sub>	SC1 and SC0 bits = (1,0)	110	150	190	mV
	V <sub>S3</sub>	SC1 and SC0 bits = (1,1)	140	200	260	mV
Short circuit detection delay time	t <sub>SHRT</sub>	C <sub>DLY</sub> =1nF	50	100	180	μs
VREG drop threshold	$V_{RD}$	_	2.3	2.45	2.6	V
VREG recovery threshold	$V_{RR}$	_	2.5	2.75	2.9	V

Short current detection timing diagram



## PSNS-and-DFS-Pins Voltage Measurement and Charger Detection Threshold Characteristics


 $V_{DD} = 8$  to 64V,  $V_{SPI} = 2.7$  to 5.5V, GND = 0V, Ta = -40 to +85°C, no VREG output load Parameter Condition Min. Symbol Тур. Max Unit PSNS and DFS pins -5 5 ٧ input voltage VERS Input voltage = 64V measurement error PSNS and DFS pins input voltage 19.536  $V_{\text{SLSB}}$  $\mathsf{mV}$ measurement step PSNS and DFS pins input voltage 1.6 2.0 2.6 ms tsm measurement time Charger detection When powered-up from V  $V_{PC}$  $V_{DD}X0.2$  $V_{DD}X0.5$  $V_{DD}X0.8$ the power down state PSNS pin threshold PSNS pull-down PSNS pin voltage is not  $R_{\text{PD}}$ 200 500 1000 ΚΩ resistance being measured DFS pin voltage is not DFS pull-up resistor 0.5 2 4  $\mathsf{M}\Omega$  $R_{\text{PU}}$ being measured Pull-down resistance during voltage Pull-down/pull-up 8 20 50  $M\Omega$  $R_{\text{DM}}$ measurement on resistor released PSNS and DFS pins Pull-down resistor PSNS input leakage released PSNS pin 2 ILPS -2 μΑ current voltage is not being measured Pull-up resistor DFS input leakage released D-FET turned -2 2 μΑ  $I_{LFS}$ current OFF DFS pin voltage is not being measured

## AC Characteristics

V<sub>DD</sub> = 8 to 64V, V<sub>SPI</sub> = 2.7 to 5.5V, GND = 0V, Ta = -40 to +85°C, no VREG output load
Symbol Condition Min. Typ. Max. Unit

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
/CS-SCK setup time	tcss	_	100	_	_	ns
SCK-/CS hold time	tсsн	_	100	_	_	ns
SCK "H" pulse width	t <sub>WH</sub>	_	500	_	_	ns
SCK "L" pulse width	twL	_	500	_	_	ns
SCK-SDI setup time	t <sub>DIS</sub>	_	50	_	_	ns
SCK-SDI hold time	t <sub>DIH</sub>	_	50	_	_	ns
SCK-SDO output delay time	t <sub>DOD</sub>	_	_	_	400	ns
/CS "H" pulse width	tcs	_	500	_	_	ns
/PUPIN "L" pulse width	t <sub>PUP</sub>	_	1	_		ms

## Serial interface timing diagram




#### ■ Functional Description

#### MCU Interface

The ML5236 is equipped with the SPI interface.


The SPI interface is enabled by asserting the /CS pin to the "L" level. It takes in the MSB-first input data on the SDI pin synchronous to the rising edges of SCK clock. Output- data is supplied on the SDO pin in the MSB-first order synchronous to the falling edges of SCK clock. The SPI interface is disabled with the "H" level input on the /CS pin and returns to the initial state. The /CS pin should be fixed to the "H" level every time after one data write/read operation is completed.




Configurations and controls can be done by reading/writing corresponding addresses in the control register. Write data is one-byte length, while read data length is specified in read commands. Set the RW bit to "0" for data write and "1" for data read. Also, set the EC bit to "1" if the CRC code for detecting a communication error is required, or to "0" otherwise.

When using by applying an external voltage to the VSPI pin, set the /CS pin level at power down to "H" level.


#### 1. Data Write Communication Format without CRC



#### 2. Data Read Communication Format without CRC




#### 3. Data Write Communication Format with CRC



If the EC bit is enabled, 1-byte CRC (Cyclic Redundancy Code) is generated according to an  $X^8+X^2+X+1$  equation, and added at the end of each communication data. Set the /CS pin to the "H" level to initialize CRC computation to the default FF [h].

Data write is performed on the specified control register only if the result from CRC computation matches the received CRC. Otherwise, data write is not performed. When a CRC error is detected, the CRC error flag is set, allowing the interrupt signal to the external MCU to be asserted on the /INTO pin. For details, refer to the INT EN and INT REQ registers description.

#### 4. Data Read Communication Format with CRC



The CRC computation is also performed for each transmitted/received data during data read operation and the result is appended at the end of the read data. The external MCU can detect any communication errors by comparing the CRC computation result and the received CRC. The CRC code is not included in the data byte length.

# Control Register

The control register map is shown below.

Address	Pogister name	R/W	Default	Docarintion
00H	Register name NOOP	R/W	00H	Description User register
00H 01H	INT EN1	R/W	00H	Interrupt enable 1
02H	INT EN2	R/W	00H	Interrupt enable 1
03H	INT REQ1	R/W	00H	Interrupt request 1
04H	INT REQ2	R/W	00H	Interrupt request 2
05H	VMEAS	R/W	00H	Cell voltage measurement control
06H	IMEAS	R/W	00H	Current measurement control
07H	TMEAS	R/W	00H	Temperature measurement control
08H	SMEAS	R/W	00H	PSNS/DFS pin voltage measurement control
09H	FET	R/W	00H	FET control
0AH	CBALL	R/W	00H	Cell balancing control (lower 8 cells)
0BH	CBALH	R/W	00H	Cell balancing control (higher 8 cells)
0CH	POWER	R/W	00H	Power-save/power-down control
0DH	STATUS	R	00H	Status register
				Short circuit detection threshold/watchdog
0EH	SCWDT	R/W	00H	timer
				control
0FH	SETOV	R/W	00H	Overvoltage alarm control
10H	OVDETL	R/W	FFH	Overvoltage threshold
	0.021.1	1011		(low-order 8 bits)
11H	OVDETH	R/W	0FH	Overvoltage threshold
		,		(high-order 4 bits)
12H	VCELL1L	R	00H	Cell 1 voltage measurement result
				(low-order 8 bits)
13H	VCELL1H	R	00H	Cell 1 voltage measurement result
				(high-order 4 bits) Cell 2 voltage measurement result
14H	VCELL2L	R	00H	(low-order 8 bits)
		_		Cell 2 voltage measurement result
15H	VCELL2H	R	00H	(high-order 4 bits)
4011	\/OFI   0	_	0011	Cell 3 voltage measurement result
16H	VCELL3L	R	00H	(low-order 8 bits)
17H	VCELL3H	R	00H	Cell 3 voltage measurement result
1711	VCELLSH	K	ООП	(high-order 4 bits)
18H	VCELL4L	R	00H	Cell 4 voltage measurement result
1011	VOLLE-L	11	0011	(low-order 8 bits)
19H	VCELL4H	R	00H	Cell 4 voltage measurement result
1011	, , , , , , , , , , , , , , , , , , , ,	- '`	30.1	(high-order 4 bits)
1AH	VCELL5L	R	00H	Cell 5 voltage measurement result
		-		(low-order 8 bits)
1BH	VCELL5H	R	00H	Cell 5 voltage measurement result
				(high-order 4 bits)
1CH	VCELL6L	R	00H	Cell 6 voltage measurement result (low-order 8 bits)
				Cell 6 voltage measurement result
1DH	VCELL6H	R	00H	(high-order 4 bits)
				Cell 7 voltage measurement result
1EH	VCELL7L	R	00H	(low-order 8 bits)
		_		Cell 7 voltage measurement result
1FH	VCELL7H	R	00H	(high-order 4 bits)
0011	\/OF!   0!	_	0011	Cell 8 voltage measurement result
20H	VCELL8L	R	00H	(low-order 8 bits)
21⊔	VCELL OLL	R	ᄱᄱ	Cell 8 voltage measurement result
21H	VCELL8H	ιτ	00H	(high-order 4 bits)

Address	Register name	R/W	Default	Description
22H	VCELL9L	R	00H	Cell 9 voltage measurement result (low-order 8 bits)
23H	VCELL9H	R	00H	Cell 9 voltage measurement result (high-order 4 bits)
24H	VCELL10L	R	00H	Cell 10 voltage measurement result (low-order 8 bits)
25H	VCELL10H	R	00H	Cell 10 voltage measurement result (high-order 4 bits)
26H	VCELL11L	R	00H	Cell 11 voltage measurement result (low-order 8 bits)
27H	VCELL11H	R	00H	Cell 11 voltage measurement result (high-order 4 bits)
28H	VCELL12L	R	00H	Cell 12 voltage measurement result (low-order 8 bits)
29H	VCELL12H	R	00H	Cell 12 voltage measurement result (high-order 4 bits)
2AH	VCELL13L	R	00H	Cell 13 voltage measurement result (low-order 8 bits)
2BH	VCELL13H	R	00H	Cell 13 voltage measurement result (high-order 4 bits)
2CH	VCELL14L	R	00H	Cell 14 voltage measurement result (low-order 8 bits)
2DH	VCELL14H	R	00H	Cell 14 voltage measurement result (high-order 4 bits)
2EH	CURL	R	00H	Current measurement result (low-order 8 bits)
2FH	CURH	R	00H	Current measurement result (high-order 8 bits)
30H	TEMP1L	R	00H	Temperature 1 measurement result (low- order 8 bits)
31H	TEMP1H	R	00H	Temperature 1 measurement result (high- order 4 bits)
32H	TEMP2L	R	00H	Temperature 2 measurement result (low- order 8 bits)
33H	TEMP2H	R	00H	Temperature 2 measurement result (high- order 4 bits)
34H	SNSL	R	00H	PSNS/DFS measurement result (low-order 8 bits)
35H	SNSH	R	00H	PSNS/DFS measurement result (high-order 4 bits)

## 1. NOOP Register (Adrs = 00H)

	7	6	5	4	3	2	1	0
Bit name	NO7	NO6	NO5	NO4	NO3	NO2	NO1	NO0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

No function is assigned to the NOOP register. Read/write access to this register does not change the LSI status. The written data can be read as it is.

#### 2. INT\_EN1 Register (Adrs = 01H)

	7	6	5	4	3	2	1	0
Bit name					ESM	ETM	EIM	EVM
R/W	R	R	R	R	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

The INT\_EN1 register enables or disables the interrupt signal output on the /INTO pin.

The EVM bit enables or disables the interrupt signal output at the completion of cell voltage measurement.

EVM	Cell voltage measurement complete interrupt
0	Disabled (default)
1	Enabled

The EIM bit enables or disables the interrupt signal output at the completion of current measurement.

EIM	Current measurement complete interrupt
0	Disabled (default)
1	Enabled

The ETM bit enables or disables the interrupt signal output at the completion of temperature sensor measurement.

ETM	Temperature sensor measurement complete interrupt
0	Disabled (default)
1	Enabled

The ESM bit enables or disables the interrupt signal output at the completion of PSNS/DFS pin voltage measurement.

ESM	PSNS/DFS pin voltage measurement complete interrupt
0	Disabled (default)
1	Enabled

## 3. INT\_EN2 Register (Adrs = 02H)

	7	6	5	4	3	2	1	0
Bit name	_	_	_	EWDT	ECKSP	ECRC	ESC	EOV
R/W	R	R	R	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

The INT\_EN2 register enables or disables the interrupt signal output on the /INTO pin.

The EOV bit enables or disables the interrupt signal output at overvoltage detection.

EOV	Overvoltage detection interrupt
0	Disabled (default)
1	Enabled

The ESC bit enables or disables the interrupt signal output at short circuit detection.

ESC	Short circuit detection interrupt
0	Disabled (default)
1	Enabled

The ECRC bit enables or disables the interrupt signal output at CRC error detection.

ECRC	CRC error interrupt
0	Disabled (default)
1	Enabled

The ECKSP bit enables or disables the interrupt signal output when the internal clock is halted.

ECKSP	Internal clock halt interrupt
0	Disabled (default)
1	Enabled

The EWDT bit enables or disables the interrupt signal output when a watchdog timer overflow occurs.

EWDT	WDT overflow interrupt
0	Disabled (default)
1	Enabled

## 4. INT\_REQ1 Register (Adrs = 03H)

	7	6	5	4	3	2	1	0
Bit name	_	_	_		QSM	QTM	QIM	QVM
R/W	R	R	R	R	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

The INT\_REQ1 register contains interrupt request flags. Each request flag is set to "1" when the corresponding interrupt request is generated, regardless of the INT\_EN1 register configuration. Only if the generated interrupt is enabled by the INT\_EN1 register, the "L" level is asserted on the /INTO pin. An interrupt request flag can be cleared by writing data "0" to the corresponding data bit. Since writing data "1" is ignored, if you want to clear one specific interrupt request flag, fill in data "1" to the other bits. When all the enabled interrupt request flags are cleared, the /INTO pin is set to the "Hi-Z" level.

The QVM bit indicates the interrupt request generated on completion of cell voltage measurement.

QVM	Cell voltage measurement complete interrupt request
0	No interrupt request (default)
1	An interrupt request is generated

The QIM bit indicates the interrupt request generated on completion of current measurement.

	QIM	Current measurement complete interrupt
		request
	0	No interrupt request (default)
	1	An interrupt request is generated

The QTM bit indicates the interrupt request generated on completion of temperature measurement.

QTM	Temperature measurement complete interrupt request
0	No interrupt request (default)
1	An interrupt request is generated

The QSM bit indicates the interrupt request generated on completion of PSNS/DFS pin voltage measurement.

QSM	PSNS/DFS pin voltage measurement
	complete interrupt request
0	No interrupt request (default)
1	An interrupt request is generated

#### 5. INT\_REQ2 Register (Adrs = 04H)

	7	6	5	4	3	2	1	0
Bit name	_	_	_	QWDT	QCKSP	QCRC	QSC	QOV
R/W	R	R	R	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

The INT\_REQ2 register contains interrupt request flags. Each request flag is set to "1" when the corresponding interrupt request is generated, regardless of the INT\_EN2 register configuration. Only if the generated interrupt is enabled by the INT\_EN2 register, the "L" level is asserted on the /INTO pin. An interrupt request flag can be cleared by writing data "0" to the corresponding data bit. Since writing data "1" is ignored,if you want to clear one specific interrupt request flag, fill in data "1" to the other bits. When all enabled interrupt request flags are cleared, the /INTO pin is set to the "Hi-Z" level.

The QOV bit indicates the interrupt request generated at overvoltage detection.

QOV	Overvoltage detection interrupt request
0	No interrupt request (default)
1	An interrupt request is generated

The QSC bit indicates the interrupt request generated at short circuit detection.

QSC	Short circuit detection interrupt request
0	No interrupt request (default)
1	An interrupt request is generated

The QCRC bit indicates the interrupt request generated at CRC error detection.

QCRC	CRC error interrupt request
0	No interrupt request (default)
1	An interrupt request is generated

The QCKSP bit indicates the interrupt request generated when the internal clock stop is halted.

	1 1 6
QCKSP	Internal clock halt interrupt request
0	No interrupt request (default)
1	An interrupt request is generated

The QWDT bit indicates the interrupt request generated when a watchdog timer overflow occurs.

QWDT	WDT overflow interrupt request
0	No interrupt request (default)
1	An interrupt request is generated

## 6. VMEAS Register (Adrs = 05H)

	7	6	5	4	3	2	1	0
Bit name	VM	_	_	SCAN	VC3	VC2	VC1	VC0
R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

The VMEAS register configures the cell voltage measurement conditions.

Configure the SCAN bit and the V0 to V3 bits to select the measurement mode and the battery cell(s) to measure.

e					
SCAN	VC3	VC2	VC1	VC0	Cell voltage measurement
0	0	0	0	0	Cell 1 selected
0	0	0	0	1	Cell 2 selected
0	0	0	1	0	Cell 3 selected
0	0	0	1	1	Cell 4 selected
0	0	1	0	0	Cell 5 selected
0	0	1	0	1	Cell 6 selected
0	0	1	1	0	Cell 7 selected
0	0	1	1	1	Cell 8 selected
0	1	0	0	0	Cell 9 selected
0	1	0	0	1	Cell 10 selected
0	1	0	1	0	Cell 11 selected
0	1	0	1	1	Cell 12 selected
0	1	1	0	0	Cell 13 selected
0	1	1	0	1	
0	1	1	1	0	Cell 14 selected
0	1	1	1	1	Cell 14 Selected
1	0	0	0	0	
1	0	0	0	1	Cell 13 to cell 14 scanned
1	0	0	1	0	Cell 12 to cell 14 scanned
1	0	0	1	1	Cell 11 to cell 14 scanned
1	0	1	0	0	Cell 10 to cell 14 scanned
1	0	1	0	1	Cell 9 to cell 14 scanned
1	0	1	1	0	Cell 8 to cell 14 scanned
1	0	1	1	1	Cell 7 to cell 14 scanned
1	1	0	0	0	Cell 6 to cell 14 scanned
1	1	0	0	1	Cell 5 to cell 14 scanned
1	1	0	1	0	Cell 4 to cell 14 scanned
1	1	0	1	1	Cell 3 to cell 14 scanned
1	1	1	0	0	Cell 2 to cell 14 scanned
1	1	1	0	1	
1	1	1	1	0	Cell 1 to cell 14 scanned
1	1	1	1	1	

The VM bit starts or stops cell voltage measurement operation and indicates the cell voltage measurement status at the same time. The cell voltage measurement results are stored in the VCELLnL and VCELLnH registers (12H to 2DH).

	Write	Read		
VM	Cell voltage	VM	Cell voltage	
	measurement		measurement	
0	Stop (default)	0	Completed/stopped (default)	
1	Start	1	Being measured	

If the value "0" is written to the VM bit in the middle of cell voltage measurement, the on-going measurement is completed before measurement is stopped. The VM bit value continues to be "1" until the end of measurement, and it is reset to "0" when the measurement stops.

Any changes to the SCAN and VC3 to VC0 bits are ignored during measurement (while the VM bit is "1").

Also, writing the value "1" to the VM bit during current measurement, temperature measurement, or PSNS/DFS pin voltage measurement is ignored.

## 7. IMEAS Register (Adrs = 06H)

	7	6	5	4	3	2	1	0
Bit name	IM		_	ENIM	_	<del></del>	ZERO	GIM
R/W	R/W	R	R	R/W	R	R	R/W	R/W
Default	0	0	0	0	0	0	0	0

The IMEAS register controls current measurement and its conditions.

The GIM bit selects the voltage gain of the current measurement amplifier.

GIM	Voltage gain G <sub>™</sub>
0	12 times (default)
1	60 times

The ZERO bit executes zero current compensation of the current measurement amplifier. Because the compensated values may differ for different voltage gains of the current measurement amplifier or different temperatures, periodic compensations are suggested for each voltage gain.

ZERO	ISP input ISM input		State
0	Pin input level	Pin input level	Current measurement enabled
1	GND level	GND level	Zero current compensation enabled

The ENIM bit runs and stops the current measurement amplifier.

ENIM	Current measurement amplifier
0	Stop (default)
1	Run

If the value "1" is written to the IM bit, current measurement is repeated for 16 times. For zero current compensation, if the value "1" is written to both the ZERO bit and IM bit, zero current compensation is repeated for 16 times. When the ENIM bit is "0", writing "1" to the IM bit does not execute current measurement or compensation.

Current measurement status can be obtained by reading the IM bit.

The 16-times repeated measurement results are summed up and stored as a 16-bit data to the CURL and CURH registers (2EH to 2FH).

	Write		Read
IM	Current measurement	IM	Current measurement
0	Not being measured (default)	0	Completed (default)
1	Start	1	Being measured

After the current measurement is started, writing "0" to the IM bit does not stop the current measurement in progress. Also, writing "1" to the IM bit during cell voltage measurement, temperature measurement, or PSNS/DFS pin voltage measurement is ignored.

#### 8. TMEAS Register (Adrs = 07H)

	7	6	5	4	3	2	1	0
Bit name	TM	_			_	_	TSEL	TDRV
R/W	R/W	R	R	R	R	R	R/W	R/W
Default	0	0	0	0	0	0	0	0

The TMEAS register controls temperature measurement and its conditions. The input voltage on the TEMP1 and TEMP2 pins can be measured.

The TDRV bit specifies the TDRV pin output status.

The temperature measurement should be performed after the input voltages on the TEMP1 and TEMP2 pins are stabilized.

TDRV	TDRV pin status
0	Hi-Z (default)
1	0V

The TSEL bit selects the input pin to be measured.

TSEL	TEMP pin to be measured
0	TEMP1 pin (default)
1	TEMP2 pin

Writing "0" to the TM bit executes temperature measurement. The temperature measurement result is stored in the TEMPnL and TEMPnH registers (30H to 33H).

	Write	Read			
TM	TEMP pin measurement	TM	TEMP pin measurement		
0	Not being measured (default)	0	Completed (default)		
1	Start	1	Being measured		

After temperature measurement is started, writing "0" to the TM bit does not stop the temperature measurement in progress. Also, writing "1" the TM bit during cell voltage measurement, current measurement, or PSNS/DFS pin voltage measurement is ignored.

#### 9. SMEAS Register (Adrs = 08H)

	7	6	5	4	3	2	1	0
Bit name	SM			ENSM		SSEL	PU	PD
R/W	R/W	R	R	R/W	R	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

The SMEAS register controls voltage measurement on the PSNS and DFS pins, configures the pull-down resistor on the PSNS pin and the pull-up resistor on the DFS pin. The 1/32-fold voltage of the input levels on the PSNS and DFS pins can be measured.

The PD bit specifies the connection of a pull-down resistor on the PSNS pin.

٠.	specifies the c	connection of a pair down resistor on the 1 St 18 pm:						
	PD	PD PSNS pin status						
	0	Pull-down resistor not connected (default)						
	1	500kΩ pull-down resistor connected						

The PU bit specifies the connection of a pull-up resistor on the DFS pin.

PU	DFS pin status
0	Pull-up resistor not connected (default)
1	2MΩ pull-up resistor connected

The SSEL bit selects the input pin to be measured.

SSEL	Pin to be measured
0	PSNS pin (default)
1	DFS pin

The ENSM bit runs and stops the PSNS/DFS pin voltage measurement circuit.

ENSM	Measurement circuit
0	Stop (default)
1	Run

Writing "1" to the SM bit executes voltage measurement on the PSNS or DFS pin. The measurement result is stored in the SNSL and SNSH registers (34H to 35H). When the ENSM bit is set to "0", writing "1" to the SM bit does not execute measurement.

	Write		Read
SM	Pin voltage measurement	SM	Pin voltage measurement
0	Not being measured (default)	0	Completed (default)
1	Start	1	Being measured

After voltage measurement is started, writing "0" to the SM bit does not stop the measurement in progress. Also, writing "1" to the SM bit during cell voltage measurement, current measurement, or temperature measurement is ignored.

#### 10. FET Register (Adrs = 09H)

	7	6	5	4	3	2	1	0
Bit name	_	_	_	_	_	_	CF	DF
R/W	R	R	R	R	R	R	R/W	R/W
Default	0	0	0	0	0	0	0	0

The FET register turns on or turns off the C-FET and D-FET pins, and the C-/D-FET output status can be obtained by reading it.

The DF bit specifies the D-FET pin output status. When short circuit is detected, the DF bit is automatically reset to "0". Note that it is not automatically set to "1" even after the short circuit detection state is restored to the normal state. It is required to turn on the DF pin using the external MCU.

DF	Discharge-FET status	D-FET pin output level
0	OFF (default)	DFS pin level V <sub>DFS</sub>
1	ON	V <sub>DFS</sub> +12V(typ)

The CF bit specifies the C-FET pin output status. When short circuit is detected, the CF bit is automatically reset to "0". Note that it is not automatically set to "1" even after the short circuit detection state is restored to the normal state. It is required to turn on the CF pin using the external MCU.

CF	Charge–FET status	C_FET pin output level
0	OFF (default)	CFS pin level V <sub>CFS</sub>
1	ON	V <sub>CFS</sub> +12V(typ)

## 11. CBALL Register (Adrs = 0AH)

	7	6	5	4	3	2	1	0
Bit name	SW8	SW7	SW6	SW5	SW4	SW3	SW2	SW1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0


The CBALL register turns ON or turns OFF the cell balancing switches for the lower 8 cells.

Use the SW8 to SW1 bits to control the respective cells.

Use the	Use the SW8 to SW1 bits to control the respective cells.										
SW8	SW7	SW6	SW5	SW4	SW3	SW2	SW1	Switch ON/OFF			
0	0	0	0	0	0	0	0	Lower 8 cells turned OFF (default)			
0	0	0	0	0	0	0	1	V1-to-V0 switch turned ON			
0	0	0	0	0	0	1	0	V2-to-V1 switch turned ON			
0	0	0	0	0	1	0	0	V3-to-V2 switch turned ON			
0	0	0	0	1	0	0	0	V4-to-V3 switch turned ON			
0	0	0	1	0	0	0	0	V5-to-V4 switch turned ON			
0	0	1	0	0	0	0	0	V6-to-V5 switch turned ON			
0	1	0	0	0	0	0	0	V7-to-V6 switch turned ON			
1	0	0	0	0	0	0	0	V8-to-V7 switch turned ON			

Multiple switches can be turned ON simultaneously, but the following configurations are inhibited, because they may damage the built-in cell balancing switches.

- (1) Do not turn on adjacent cell balancing switches.
- (2) Do not turn on cell balancing switches simultaneously on both sides of a cell balancing switch that is turned OFF.



The cell balancing current and the ON-resistance of cell balancing switch generate heat. Configure the number of turned-on switches and the turned-on duration so that the total power loss in the cell balancing switches does not exceed the power dissipation limit.

#### 12. CBALH Register (Adrs = 0BH)

	7	6	5	4	3	2	1	0
Bit name	_	_	SW14	SW13	SW12	SW11	SW10	SW9
R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

The CBALH register turns ON or turns OFF the cell balancing switches for the higher 6 cells. Use the SW14 to SW9 bits to control the respective cells.

Ose the SW 14 to SW 9 bits to control the respective cens.								
SW14	SW13	SW12	SW11	SW10	SW9	Switch ON/OFF		
0	0	0	0	0	0	Higher 6 cells turned OFF (default)		
0	0	0	0	0	1	V9-to-V8 switch turned ON		
0	0	0	0	1	0	V10-to-V9 switch turned ON		
0	0	0	1	0	0	V11-to-V10 switch turned ON		
0	0	1	0	0	0	V12-to-V11 switch turned ON		
0	1	0	0	0	0	V13-to-V12 switch turned ON		
1	0	0	0	0	0	V14-to-V13 switch turned ON		

The same restrictions apply to the switch ON configurations as the CBALL register.

## 13. POWER Register (Adrs = 0CH)

	7	6	5	4	3	2	1	0
Bit name	PUPIN	_		PDWN	_			PSV
R/W	R	R	R	R/W	R	R	R	R/W
Default	0	0	0	0	0	0	0	0

The POWER register controls the power-save and power-down operation states.

The PSV bit enables the power-save state.

PSV	Power-save state
0	Normal state (default)
1	Power-save

In the power-save state, only the circuits required for the VREG and VREF outputs are activated, and the measurement circuits for cell voltage or pack current are halted so as to reduce the current consumption. Even in the middle of measurement, the power-save state is enabled right away and halts the measurement in progress. Note that a measurement complete interrupt request flag is set, in this case. All cell balancing switches are initialized to OFF condition at the transition to the power-save state, while other settings are maintained in the power-save state.

The FET drive circuit and short current detection circuit continue to operate even in the power-save state.

However, operating frequency of charge pump circuit for FET drive is reduced to 1/4 of normal state for the purpose of saving current consumption. Therefore, in the power-save state turning on the C-FET or D-FET takes longer than in the normal state. It is thus recommended to turn on the FETs after transitioning to the normal state.

The power-save state can be restored to the normal state by resetting the PSV bit to "0".

The PDWN bit enables the power-down state.

PDWN	Power-down state
0	Normal state (default)
1	Power-down

If the PDWN bit is set to "1", a  $500k\Omega$  pull-down resistor is automatically connected to the PSNS pin and all circuit operations are halted.

Before setting the PDWN bit to "1", both the C-FET and D-FET pins should be turned off, and confirm that a charger is not present by measuring the PSNS pin level. If the /PUPIN pin input is "L"level, the power-down state is not enabled until the /PUPIN pin input becomes "H" level, even after the PDWN bit is set to "1". As the /PUPIN pin status can be read from the PUPIN bit, check that the /PUPIN pin status is not "L" level before setting the PDWN bit to "1".

PUPIN	/PUPIN pin status
0	"H" level
1	"L" level

The power-down state is cleared with a charger detection through the PSNS pin or with the "L" level input on the /PUPIN pin.

At the recovery from the power-down state, all required configurations need to be initialized after the VREG output becomes valid.

## 14. STATUS Register (Adrs = 0DH)

	7	6	5	4	3	2	1	0
Bit name	INT	CKSP	WDT	OV	CBAL	PSV	CF	DF
R/W	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0

The STATUS register indicates status information.

The DF bit indicates the D-FET pin output status.

DF	D-FET pin status
0	OFF (default)
1	ON

The CF bit indicates the C-FET pin output status.

CF	C-FET status
0	OFF (default)
1	ON

The PSV bit indicates the power-save state.

PSV	Power-save
0	Normal operation (default)
1	Power-save

The CBAL bit indicates the ON state of cell balancing switches.

CBAL	Cell balancing switch ON state
0	All OFF (default)
1	One or more are ON

The OV bit indicates overvoltage detection state.

OV	Overvoltage detection state
0	Not detected (default)
1	Overvoltage detected

The WDT bit indicates the watchdog timer overflow state.

WDT	WDT overflow state
0	Not detected (default)
1	Overflow detected

The CKSP bit indicates the clock halt detection state.

CKSP	Clock halt detection state
0	Not detected (default)
1	Clock halted

The INT bit indicates the /INTO pin output status.

INT	/INTO pin output state
0	No interrupt (default)
1	An interrupt signal generated

#### 15. SCWDT Register (Adrs = 0EH)

	7	6	5	4	3	2	1	0
Bit name	ENWD	_	WDT1	WDT0	ENSC		SC1	SC0
R/W	R/W	R	R/W	R/W	R/W	R	R/W	R/W
Default	0	0	0	0	0	0	0	0

The SCWDT register configures the short circuit detection threshold and the watchdog timer overflow period, and controls operations of these functions.

The SC0 and SC1 bits select the short circuit detection threshold corresponding to the shunt resistance.

Do not change these values during the measurement operation.

SC1	SC0	Short detection threshold (ISP-to-ISM pin voltage)	Equivalent current Shunt resistance = $1 m\Omega$
0	0	50mV (default)	50A
0	1	100mV	100A
1	0	150mV	150A
1	1	200mV	200A

The ENSC bit runs or stops the short circuit detection operation.


	0 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	- F
ENSC		Short circuit detection operation state
	0	Stop (default)
	1	Run

Short circuit detection timing is shown in the below diagram.

If the ISP-to-ISM pin voltage difference is equal to or larger than the short circuit detection threshold  $(V_{Sn})$ , the delay timer capacitor on the CDLY pin starts charging. If the CDLY pin level is equal to or larger than a specific threshold, the DF and CF bits of the FET register are automatically reset to "0" and charge/discharge is disabled. In this case, if the ESC bit of the INT\_EN2 register is set to "1", the "L" level is asserted on the /INTO pin and a short circuit alarm is notified to the external MCU.

If the short circuit state is cleared while the delay timer capacitor is being charged, charge is discontinued, and the CDLY pin is fixed to the GND level.

Short current detection timing diagram



The short circuit detection delay  $(t_{SHRT})$  depends on the charge time of the delay capacitor  $(C_{DLY})$  on the CDLY pin, which is described as follows:

Short circuit detection delay  $t_{SC} [\mu s] = C_{DLY} [nF] \times 100$ 

The WDT0 and WDT1 bits configure the overflow period. Do not change these values while the

watchdog timer is in operation.

u	timer is in operation.						
	WDT1	WDT0	Overflow period				
	0 0		1 second (default)				
	0	1	2 seconds				
	1 0		4 seconds				
	1	1	8 seconds				

If writing/reading data to the control register is not performed for longer than the overflow period, the QWDT bit of the INT\_REQ2 register is set to "1", and the "L" level is asserted on the /INTO pin. If WDT overflow is detected twice consecutively, the DF and CF bits of the FET register are automatically set to "0" and charge/discharge is disabled.

The ENWD bit runs or stops the watchdog timer.

ENWD	WDT operation state
0	Stop (default)
1	Run

#### 16. SETOV Register (Adrs = 0FH)

	7	6	5	4	3	2	1	0
Bit name	ENOV		SLT1	SLT0	_	CN2	CN1	CN0
R/W	R/W	R	R/W	R/W	R	R	R/W	R/W
Default	0	0	0	0	0	0	0	0

The SETOV register configures the various overvoltage detection conditions.

The CN0 to CN2 bits define the number of consecutive overvoltage detections in scan measurements, which is required to determine an overvoltage alarm. Do not change these values in the middle of measurement.

CN2	CN1	CN0	Number of scan measurements
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

Cell voltage measurements in the scan measurement mode are controlled with the VMEAS register. If one or more cell voltage continues to exceed the overvoltage detection threshold for more than the specified number of scan measurements, an overvoltage alarm is tripped, and the QOV bit of the INT\_REQ2 register and the OV bit of the STATUS register are set with the CF bit of the FET register is reset to "0" for charge inhibition. Since the CF bit of the FET register is not automatically initialized to "1" after recovery to the normal state, it is necessary to turn on the charge FET using an external MCU.

The SLT0 and SLT1 bits configure the interval time between the cell voltage scan measurements in the power-save state. Do not change these values during the scan measurement operation.

SLT1	SLT0	Interval time
0	0	1 second (default)
0	1	2 seconds
1	0	4 seconds
1	1	8 seconds

In the power-save state, scan measurement is performed for all 14 cells including unused cells at the specified interval time. Fix the unused cell input pins to GND.

The ENOV bit runs and stops overvoltage detection operation.

ENOV	Overvoltage detection operation state
0	Stop (default)
1	Run

## 17. OVDETL Register (Adrs = 10H)

	7	6	5	4	3	2	1	0
Bit name	OVD7	OVD6	OVD5	OVD4	OVD3	OVD2	OVD1	OVD0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	1	1	1	1	1	1	1	1

The OVDETL register defines the low-order 8 bits of the overvoltage detection threshold. Set this value before initiating overvoltage monitor. Do not change this value in the middle of overvoltage monitor.

#### 18. OVDETH Register (Adrs = 11H)

	7	6	5	4	3	2	1	0
Bit name	_	_	_		OVD11	OVD10	OVD9	OVD8
R/W	R	R	R	R	R/W	R/W	R/W	R/W
Default	0	0	0	0	1	1	1	1

The OVDETH register defines the high-order 4 bits of the overvoltage detection threshold. Set this value before initiating overvoltage monitor. Do not change this value during overvoltage monitor.

## 19. VCELLnL Register (Adrs = even number addresses between 12H and 2CH)

	7	6	5	4	3	2	1	0
Bit name	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
R/W	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0

The VCELLnL register (n=1 to 14) stores the low-order 8-bit for the A/D conversion result of the individual cell voltages.

## 20. VCELLnH Register (Adrs = odd number addresses between 13H and 2DH)

	7	6	5	4	3	2	1	0
Bit name	_			_	AD11	AD10	AD9	AD8
R/W	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0

The VCELLnH register (n = 1 to 14) stores the high-order 4-bit for the A/D conversion result of the individual cell voltages.

## 21. CURL Register (Adrs = 2EH)

	7	6	5	4	3	2	1	0
Bit name	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
R/W	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0

The CURL register stores the low-order 8-bit for the A/D conversion result of pack current measurement.

## 22. CURH Register (Adrs = 2FH)

	7	6	5	4	3	2	1	0
Bit name	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8
R/W	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0

The CURH register stores the high-order 8-bit for the A/D conversion result of pack current measurement.

## 23. TEMPnL Register (Adrs = 30H, 32H)

	7	6	5	4	3	2	1	0
Bit name	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
R/W	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0

The TEMPnL register (n = 1, 2) stores the low-order 8-bit for the A/D conversion result of the TEMP1 and TEMP2 levels

## 24. TEMPnH Register (Adrs = 31H, 33H)

	7	6	5	4	3	2	1	0
Bit name		_	_	_	AD11	AD10	AD9	AD8
R/W	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0

The TEMPnH register (n = 1 or 2) stores the high-order 4-bit for the A/D conversion result of the TEMP1 and TEMP2 levels.

## 25. SNSL Register (Adrs = 34H)

	7	6	5	4	3	2	1	0
Bit name	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
R/W	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0

The SNSL register stores the low-order 8-bit for the A/D conversion result of the PSNS or DFS level.

## 26. SNSH Register (Adrs = 35H)

	7	6	5	4	3	2	1	0
Bit name		_		_	AD11	AD10	AD9	AD8
R/W	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0

The SNSH register stores the high-order 4-bit for the A/D conversion result of the PSNS or DFS level.

#### Cell Connection Table

Cells should be connected to voltage sense pins according to the following table when the series cell count is 13 or less.

Number of connected cells	V14 to V9 pins	V8 pin	V7 pin	V6 pin	V5 pin	V4 pin	V3 pin	V2 pin	V1 pin	V0 pin
13	Cell	Cell	Cell	Cell	Cell	Cell	Cell	Cell	Cell	GND
12	Cell	Cell	Cell	Cell	Cell	Cell	Cell	Cell	GND	GND
11	Cell	Cell	Cell	Cell	Cell	Cell	Cell	GND	GND	GND
10	Cell	Cell	Cell	Cell	Cell	Cell	GND	GND	GND	GND
9	Cell	Cell	Cell	Cell	Cell	GND	GND	GND	GND	GND
8	Cell	Cell	Cell	Cell	GND	GND	GND	GND	GND	GND
7	Cell	Cell	Cell	GND						
6	Cell	Cell	GND							
5	Cell	GND								

## Handling of Unused Pins


The following table shows how to handle unused pins.

Unused pins	Recommended pin handling
V0 to V8	Tied to GND.
TDRV	Left open or tied to GND.
TEMP1,TEMP2	Tied to GND.
/INTO	Open


#### Handling of VDDR and VDD Power Supplies

The VDDR pin is power supply dedicated for the built-in regulator output (VREG). If the regulator output current is high, the RC noise filter should be configured so that the voltage drop across the resistor is 1V or less.

The VDD pin supplies power to all the other circuits except the built-in regulator.



The maximum output current of the built-in regulator (VREG output) is 10mA. If the consumption current of the external circuits exceeds 10mA, configure an external current boost circuit with Pch-FET as in the diagram below.



#### Power-on/Power-off Sequence


The recommended sequence of cell connection at power-on is as follows. Tie the GND pin first. Then connect the VDD and VDDR pins. Finally connect the cell voltage monitor pins from the most negative level to the most positive level.

When this sequence is not observed, voltage exceeding the absolute maximum rating may be applied between the adjacent Vn+1 and Vn inputs, resulting in permanent damage on the LSI.

The recommended sequence of cell connection at power-off is as follows. Disconnect cell voltage monitor pins from the most positive level to the most negative level, then disconnect the VDD, VDDR pins, and finally disconnect the GND pin.

Also during tests and evaluation using a battery simulator, cell connection or disconnection sequence should be observed so that voltage exceeding the absolute maximum rating is not applied between the adjacent Vn+1 and Vn inputs.

As shown in the below diagram, a TVS diode for protection is recommended between adjacent cell monitor input pins, which also requires full and detailed evaluation.



Battery cell should be stack in a series before connected to the V<sub>n</sub> pins.


Connecting separate battery cells to the  $V_n$  pins is forbidden because the input level between the adjacent  $V_{n+1}$  and  $V_n$  pins may exceed the absolute maximum rating, resulting in permanent damage on the LSI.

There are no restrictions on the power supply voltage rise time at power-on, power-off sequence, and power supply voltage fall time at power-off.

The operation state after power-on is the normal operation state, but it may be the power-down state due to chattering noise during power-on sequence. Power up the LSI either by asserting a voltage greater than the charger detection threshold ( $V_{PC}$ ) on the PSNS pin or by asserting the "L" level on the /PUPIN pin. After the power-on or power-up, wait until the VREG and VREF output levels are stabilized before measuring cell voltages, pack current and temperature. Confirm the VREG and VREF output stabilization times on your actual applications because these values depend on the output load capacitance and other conditions.

The following timing diagram shows the power-up operation.

### Power-up operation timing diagram




## Cell Voltage Measurement

There are two modes in cell voltage measurement, the select mode and the scan mode. The select mode measures the voltage of a selected cell, while the scan mode continuously measures the voltages of selected multiple cells.


The VMEAS register configures the cell voltage measurement conditions and controls measurement operation. For details, see the VMEAS register section.

The following timing diagrams show the cell voltage measurement operation in each measurement mode.

Select measurement timing diagram (Cell 1 and Cell 14 selected)




Scan measurement timing diagram (Cell 13 to Cell 14 scanned)



#### Current Measurement

A shunt resistor  $R_S$  is connected between the ISP and ISM pins, and the input level difference between these pins is amplified and supplied to the A/D converter. The circuit configuration of the current measurement amplifier is shown below.

The IMEAS register configures current measurement conditions. For details, see the IMEAS register section.



The A/D conversion result is 3333H (typ) at zero current, greater than 3333H (typ) during discharge, and less than 3333H (typ) during charge.

The current value can be derived from the A/D conversion result  $AD_{IM}$  by the following calculation formula, where the shunt resistor is  $R_S$ , the amplifier gain  $G_{IM}$ , and the zero current flow compensation value  $AD_{ZERO}$ :

Current [A] = 
$$(AD_{ZERO} - AD_{IM}) \times (2.5 / 65535) / G_{IM} / R_S$$


For 12-fold gain with the current measurement result = 3600H, where the zero current compensation value = 3300H, and the shunt resistance =  $1 \text{m}\Omega$ :

Current [A] = 
$$(3300H - 3600H) \times 2.5/65535/12/1e-3 = -768 \times 2.5/65535/12/1e-3 = -2.4414[A]$$


Since the current amplification gain  $G_{IM}$  values may vary between devices, it is recommended to measure  $G_{IM}$  on each device for reducing current measurement errors.

The following timing diagram shows current measurement operation with the zero current compensation performed at 12-fold current amplification gain. Interrupt output on the /INTO pin is not enabled.

Current measurement timing diagram (zero current compensation and current measurements at 12-fold gain)




# • Temperature Sensor Measurement Below is an example of the temperature sensor (NTC thermistor) configuration.



The TMEAS register configures temperature sensor measurement conditions. For details, see the TMEAS register section.


Assert 0V on the TDRV pin and wait until the TEMP1 or TEMP2 pin input level stabilizes before starting measurement. After temperature sensor measurement is completed, asserting the TDRV pin to the Hi-Z state is recommended for reducing current consumption and minimizing VREF output voltage drop. The following timing diagram shows the temperature sensor measurement operation.

#### Temperature sensor measurement timing diagram



## PSNS and DFS Voltage Measurement

The PSNS or DFS input level is divided to the 1/32-fold and is measured with the A/D converter. Below is the regarding voltage measurement circuit.




The SMEAS register configures the PSNS and DFS input voltage measurement conditions. For details, see the SMEAS register section.

Writing data "1" to the SM bit of the SMEAS register the 1/32-voltage dividing resistor is connected to the PSNS or DFS pin and A/D conversion is performed after internal voltage stabilization time of about 1ms. If you connect a pull-down or pull-up resistor to the PSNS or DFS pin, set the PD bit/PU bit to "1" first, then wait until the PSNS or DFS pin input voltage stabilizes before writing data "1" to the SM bit to start voltage measurement. After measurement is finished, release the pull-down/pull-up resistor by configuring the PD/PU bits, otherwise it continues to be connected.

The following timing diagram shows the PSNS pin voltage measurement sequence when the PSNS pin is pulled-down.

PSNS pin voltage measurement timing diagram



#### Power-save Function

The ML5236 is equipped with the power-save function, which reduces current consumption by halting cell voltage measurement circuits and others.

The PSV bit of the POWER register controls transition to/from the power-save state.

Write data "1" to the PSV bit of the POWER register to transition to the power-save state.

If the PSV bit is "1" during measurement on cell voltages or others, the measurement in progress is canceled and transitions to the power-save state. In this case, invalid values may be saved to the measurement result registers, wait until all measurements are completed before transitioning to the power-save state.

The following table shows the operation state of each function during the power-save state.


Function	Operation state during power-save
VREG pin output	Outputs 3.3V (typ) as the normal state.
VREF pin output	Outputs 2.5V (typ) as the normal state.
MCU serial interface	Can normally read/write registers as the normal
	state, but the measurement and cell balance
	configurations are ignored.
Cell voltage measurement	Halted.
Pack current measurement	Halted.
Temperature sensor measurement	Halted.
PSNS and DFS voltage	Halted.
measurement	
Cell balancing	Halted.
Short circuit detection	Operates as the normal state.
Charge/discharge control FET	Operating frequency of the charge pump circuit is
driver	reduced to 1/4 of the normal state.
Overvoltage detection	Operates at the defined interval time.
Watchdog timer	Halted.
Internal clock halt detection circuit	Operates as the normal state .

Write data "0" to the PSV bit of the POWER register to recover from the power-save state and start the measurement circuits . Various measurements should be conducted after 1ms (max) operation stabilization time.

#### Power-down Function

The ML5236 is equipped with the power-down function, which halts all circuits to reduce the current consumption to zero. Write data "1" to the PDWN bit of the POWER register to transition to the power-down state.

Below is an example of the control flow for transitioning to the power-down state.



The following table shows the output level on each pin in the power-down state.

Pin name	Output level during
i ili ilalile	power-down
VREG	0V
VREF	0V
/INTO	Hi-Z
SDO	Hi-Z
C_FET	Equals to the CFS level
D_FET	Equals to the DFS level
CDLY	0V


The power-down state is cleared if a charger is detected through the PSNS pin, or if the "L" level is asserted on the /PUPIN pin.

At recovery from the power-down state, the initial configurations should be made after the VREG and VREF outputs have risen.

#### Short Circuit Detection Function

The ML5236 is equipped with the short circuit detection function, which autonomously turns off the charge/discharge FETs when a short circuit condition is detected. The SCWDT register configures the short circuit conditions. For details, see the SCWDT register section.


Below is an example of short circuit detection configurations and the system control flow.



#### Watchdog Timer Function

The ML5236 is equipped with the watchdog timer function, which triggers an alarm when writing/reading data to/from the control register is not executed for a specific time period. The SCWDT register configures the watchdog timer conditions. For details, see the SCWDT register section. Below is an example of the watchdog timer operation.

#### Example of watchdog timer operation



If writing/reading data to the control register is not performed for longer than the overflow period, the QWDT bit of the INT\_REQ2 register is set to "1", and the "L" level is asserted on the /INTO pin. If a CRC error occurs during the CRC mode, the watchdog timer counter is not cleared.

If the overflow is detected twice consecutively, the DF and CF bits of the FET register are automatically set to "0" to disable charge/discharge. Since these bits will not be reset automatically after recovery to the normal state, they should be reconfigured using the external MCU.


#### Overvoltage Detection Function

The ML5236 is equipped with the overvoltage detection function, which compares the register values of cell voltage measurement results with the overvoltage threshold value defined in the OVDETL/H register to monitor—overvoltage.

The SETOV and OVDETL/H registers configure the overvoltage detection conditions. For details, refer to the SETOV and OVDETL/H registers.

The following timing diagram shows the overvoltage monitor in the normal state with the number of consecutive overvoltage detection delays in scan measurements being 2.

Overvoltage detection timing diagram (normal state, number of detection delays in scan measurement = 2)




If any one VCELLnL/H register value is greater than the OVDETL/H register value on completion of each scan measurement, the internal OV flag is set, and the internal OV counter for detection delays is incremented.

If an overvoltage condition is detected on a different cell at the next scan measurement, the internal OV flag is maintained and the OV counter is incremented.

If the number of overcharge detection delay threshold defined in the CN0 to CN2 bits of the SETOV register is equal to the OV counter value, the QOV bit of the INT\_REQ2 register and the OV bit of the STATUS register are set to "1", and the CF bit of the FET register is reset to "0" for charge inhibition. Since the CF bit of the FET register is not automatically set to "1" after recovery to the normal state, they should be reconfigured to turn-on condition using the external MCU.

While in the power-save state, all the cells from Cell 1 to Cell 14 are scanned for voltage measurement automatically at the interval time specified in the SLT0 and SLT1 bits of SETOV register. Since unused cells are scanned, tie the corresponding cell monitor pins to GND. The following timing diagram shows the overvoltage monitor operation in the power-save state.

Overvoltage detection timing diagram (power-save state, number of detection delays in scan measurement = 2)



If a scan measurement is in progress when the PSV bit of POWER register is set to "0" to recover from the power-save to the normal state, the scan in progress continues until the last cell is scanned. Therefore, after the restoration from the power-save to the normal state, make sure that the VM bit of the VMEAS register is not "1".

The scan measurement completion interrupt flag will be set during the power-save state. Reset the EVM bit of the INT\_EN1 register to "0" before transitioning to the power-save state to disable the cell voltage measurement completion interrupt request.

## Interrupt Output Function


Interrupt signal is asserted on the /INTO pin to notify the external MCU at the completed measurements and error detections.

The INT\_EN1 and INT\_EN2 registers enables various interrupt outputs, while the INT\_REQ1 and INT\_REQ2 registers are read/written to check and clear generated interrupt requests.

The following table shows interrupt requests, generation conditions, and states after generation.

Interrupt request	Interrupt generation condition	State after interrupt
Cell voltage measurement completion	The VM bit of the VMEAS register is set to "1", subsequently the cell voltage measurement is completed.	The measurement result is stored in the VCELLnL/H register.
Current measurement completion	The IM bit of the IMEAS register is set to "1", subsequently the current measurement is completed.	The measurement result is stored in the CURL/H register.
Temperature sensor measurement completion	The TM bit of the TMEAS register is set to "1", subsequently the temperature sensor measurement is completed.	The measurement result is stored in the TEMPnL/H register.
Overvoltage detection	The count of the VCELLnL/H register value exceeding the OVDETL/H register threshold on completion of each scan, reaches the detection delays in scan measurement specified in the CN0 to CN3 bits of the SETOV register.	The CF bit of the FET register is automatically reset to "0".
Short circuit detection	The ISP-to-ISM level is larger than the threshold specified in the SC0 and SC1 bits of the SCWDT register, and the CDLY pin level reaches the predefined threshold.	The DF and CF bits of the FET register are automatically reset to "0".
CRC error	The received CRC code does not match the calculation result.	The received SPI communication data is disabled.
Internal clock halt detection	Internally generated clock is not supplied for a specific time period.	The CF and DF bits of the FET register are automatically reset to "0". Measurement functions do not operate normally.
Writing/reading operation to/from the control register is not executed for longer than the overflow period defined in the WDT overflow detection WDT0 and WDT1 bits of the WDT register.		The "L" level is asserted on the /INTO pin.
	Overflow is detected twice consecutively.	The DF and CF bits of the FET register are automatically reset to "0".





■ Recommended Values for Externally Connected Components


Component	Recommended value	
Rvdd (*1)	510Ω to 1.5kΩ	
C <sub>VDD</sub>	2.2μF to 10μF	
R <sub>VDDR</sub>	100Ω	
CVDDR	2.2μF to 10μF	
RCEL	150 $\Omega$ to 10k $\Omega$	
C <sub>CEL</sub>	0.1μF to 10μF	
Rs	1mΩ	

Component	Recommended	
Component	value	
RISIN	1kΩ	
CISIN	0.1μF	
Creg, Cref	4.7μF	
RINT	51kΩ	
Cspi	0.1μF	
C <sub>DLY</sub>	1nF to 10nF	
Срир	0.1μF	

Component	Recommended	
	value	
R <sub>G</sub>	1kΩ	
R <sub>FS</sub>	1kΩ	
Сср	20nF (*2)	

- (\*1) Recommend  $R_{VDD}=1.5k\Omega$  for  $C_{VDD}=2.2 \mu F$ .
- (\*2) 10nF gate capacitance of the external Nch-FET is assumed.
- (\*3) In order to prevent the voltage of the Vn pin, which is connected to the lowest cell's negative pin, from dropping below GND level, the capacitor C<sub>CEL</sub> should be connected between the lowest cell's positive pin and the GND.

Notice: Example of application circuit and the recommended values to parts list shall not guarantee performance under all conditions. Full and detailed tests are suggested on your actual application. e.



■ Recommended Values for External Components

Component	Recommended	
'	value	
R <sub>VDD</sub> (*1)	510Ω to 1.5kΩ	
C <sub>VDD</sub>	2.2μF to 10μF	
R <sub>VDDR</sub>	100Ω	
CVDDR	2.2μF to 10μF	
Rcel	150Ω to 10kΩ	
CCEL	0.1μF to 10μF	
Rs	1mΩ	

	Recommended
Component	
Component	value
RISIN	1kΩ
CISIN	0.1μF
Creg, Cref	4.7μF
R <sub>INT</sub>	51kΩ
Cspi	0.1μF
C <sub>DLY</sub>	1nF to 10nF
Срир	0.1μF


Rs

Component	Recommended	
Component	value	
Rg	1kΩ	
R <sub>FS</sub>	1kΩ	
Сср	20nF (*2)	

- (\*1) Recommend  $R_{VDD}=1.5k\Omega$  for  $C_{VDD}=2.2 \mu F$ .
- (\*2) 10nF gate capacitance of the external Nch-FET is assumed.
- (\*3) In order to prevent the voltage of the Vn pin, which is connected to the lowest cell's negative pin, from dropping below GND level, the capacitor C<sub>CEL</sub> should be connected between the lowest cell's positive pin and GND.

Notice: Example of application circuit and the recommended values to parts list shall not guarantee performance under all conditions. Full and detailed tests are recommended on your actual applications.

## ■ Package Dimensions



### Causion regarding surface mount type packages

Surface mount type packages are susceptible to applied heat in solder reflow or moisture absorption during storage. Please contact your local ROHM sales representative for the recommended mounting conditions (reflow sequence, temperature and cycles) and storage environment.

# LAPIS Technology Co.,Ltd.

## ■ Revision History

Document No.	Issue date	Page		Descriptions
Document No.	issue date	Previous	New	Descriptions
FEDL5236-01	2014.09.02	_	_	First edition issued
FEDL5236-02	2015.06.26	_	36	Add it is recommended to measure the current amplification gain $G_{IM}$ values to this page.
FEDL5236-03	2015.12.03	12,13	12,13	MCU interface: the SCK clock edge is corrected
		34	34	Power-on/Power-off Sequence: pin name is corrected.
FEDL5236-04	2016.03.25	46,47	46,47	Application Circuit example; capacitor connection of lowest cell is modified.
FEDL5236-05	2016.07.12	3	3	Pin Description corrected
		32	32	Table of Cell connection table and Handling of unused pin is corrected.
FEDL5236-06	2018.06.07	5	5	Absolute Maximum rating: Output voltage Vout3, short circuit output current los is applied to CDLY pin.
FEDL5236-07	2019.11.21	10	10	Short current detection timing diagram: Error correction of C_FET, D_FET.
FEDL5236-08	2020.12.1	-	-	Changed Company name
		50	50	Changed "Notes"
FEDL5236-09	2022.05.09	12	12	MCU Interface: Added restrictions when applying external voltage to VSPI pin.
FEDL5236-10	Jan. 9, 2024	1	1	Add Application Part number, Delete notes
		49	49	Add Notes

#### Notes

- 1) When using LAPIS Technology Products, refer to the latest product information and ensure that usage conditions (absolute maximum ratings\*1, recommended operating conditions, etc.) are within the ranges specified. LAPIS Technology disclaims any and all liability for any malfunctions, failure or accident arising out of or in connection with the use of LAPIS Technology Products outside of such usage conditions specified ranges, or without observing precautions. Even if it is used within such usage conditions specified ranges, semiconductors can break down and malfunction due to various factors. Therefore, in order to prevent personal injury, fire or the other damage from break down or malfunction of LAPIS Technology Products, please take safety at your own risk measures such as complying with the derating characteristics, implementing redundant and fire prevention designs, and utilizing backups and fail-safe procedures.
  - \*1: Absolute maximum ratings: a limit value that must not be exceeded even momentarily.
- 2) The Products specified in this document are not designed to be radiation tolerant.
- 3) Descriptions of circuits, software and other related information in this document are provided only to illustrate the standard operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. And the peripheral conditions must be taken into account when designing circuits for mass production. LAPIS Technology disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, and other related information.
- 4) No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of LAPIS Technology or any third party with respect to LAPIS Technology Products or the information contained in this document (including but not limited to, the Product data, drawings, charts, programs, algorithms, and application examples, etc.). Therefore, LAPIS Technology shall have no responsibility whatsoever for any dispute, concerning such rights owned by third parties, arising out of the use of such technical information.
- 5) LAPIS Technology intends our Products to be used in a way indicated in this document. Please be sure to contact a ROHM sales office if you consider the use of our Products in different way from original use indicated in this document. For use of our Products in medical systems, please be sure to contact a LAPIS Technology representative and must obtain written agreement. Do not use our Products in applications which may directly cause injuries to human life, and which require extremely high reliability, such as aerospace equipment, nuclear power control systems, and submarine repeaters, etc. LAPIS Technology disclaims any and all liability for any losses and damages incurred by you or third parties arising by using the Product for purposes not intended by us without our prior written consent.
- 6) All information contained in this document is subject to change for the purpose of improvement, etc. without any prior notice. Before purchasing or using LAPIS Technology Products, please confirm the latest information with a ROHM sales office. LAPIS Technology has used reasonable care to ensure the accuracy of the information contained in this document, however, LAPIS Technology shall have no responsibility for any damages, expenses or losses arising from inaccuracy or errors of such information.
- 7) Please use the Products in accordance with any applicable environmental laws and regulations, such as the RoHS Directive. LAPIS Technology shall have no responsibility for any damages or losses resulting non-compliance with any applicable laws or regulations.
- 8) When providing our Products and technologies contained in this document to other countries, you must abide by the procedures and provisions stipulated in all applicable export laws and regulations, including without limitation the US Export Administration Regulations and the Foreign Exchange and Foreign Trade Act.
- Please contact a ROHM sales office if you have any questions regarding the information contained in this document or LAPIS Technology's Products.
- 10) This document, in part or in whole, may not be reprinted or reproduced without prior consent of LAPIS Technology.

(Note) "LAPIS Technology" as used in this document means LAPIS Technology Co., Ltd.

Copyright 2014 – 2024 LAPIS Technology Co., Ltd.

# LAPIS Technology Co., Ltd.

2-4-8 Shinyokohama, Kouhoku-ku, Yokohama 222-8575, Japan https://www.lapis-tech.com/en/

LTSZ08023 • 01 • 002