

DTMF Transceiver

GENERAL DESCRIPTION

The ML7005 is a multi-functional DTMF transceiver LSI with built-in a DTMF signal generator, a DTMF signal receiver, a call progress tone generator, a call progress tone detector, and a FAX (FX) signal detector.

Each functional block can be controlled by an external MCU via a 4-bit processor interface. The ML7005 does not contains a modem.

However, the DTMF system data transmission is possible at less than 66 bps by setting the DTMF receiver to the high-speed detection mode.


The ML7005 operates with low-power consumption and is suitable for remote control systems, especially for ACR (Automatic Cost Routing) controllers.


FEATURES

- Wide range of power supply voltage : +2.7 V to +5.5 V
- Low power consumption
 - Operating mode : 4.0 mA (VDD = 3 V) Typ.Operating mode : 5.0 mA (VDD = 5 V) Typ.Power down mode : 1 mA Typ.
- The 4-bit processor interface supports both the Intel processor mode in which a read signal and a write signal are used independently of each other, and the Motorola processor mode in which a read signal and a write signal are used in common.
- The DTMF receiver can select either the high-speed detection mode (signal repeat time: more than 60 ms) or the normal detection mode (signal repeat time: more than 90 ms).
- Built-in call progress tone generator
- Built-in FAX signal (FX: 1300 Hz) detector
- The DTMF signal generator, DTMF signal detector, call progress tone generator, and call progress tone detector can operate concurrently.
- Built-in 3.579545 MHz crystal oscillator circuit
- Package :

³²⁻ pin plastic SSOP (SSOP32-P-430-1.00-K) (Product name: ML7005MB)

BLOCK DIAGRAM





32-Pin Plastic SSOP

PIN DESCRIPTION

Symbol	Pin	Туре	Description
DTRIO 1		OUT	Output pin for DTMF signal receiver input amplifier. See the figure 8 for adjusting the receive signal level. See the figure 10 when the DTMF signal receiver is not used.
DTRIM 2		IN	Inverting input pin for DTMF signal receiver input amplifier.
DTRIP 3		IN	Non-inverting input pin for DTMF signal receiver input amplifier.
SG 4		OUT	Output pin for signal ground. The output voltage is half of VDD. Connect SG and GND by a 1 μ F capacitor. This pin goes to a high impedance state when in power down mode.
CPAO 5		OUT	Output pin for amplifier used for adjusting the transmit output level of CPT (Call Progress Tone) signal generator. The non-inverting input of this amplifier is internally connected to SG. See the figure 11 for adjusting the transmit signal level. When this amplifier is not used, the CPAO pin should be shorted to the CPAI pin.
CPAI 6		IN	Inverting input pin for amplifier used to adjust the transmit level of the CPT signal generator.
CPTGO 7		OUT	Analog output pin for CPT signal generator. The tone amplitude is approximately -3 dBm. The transmit signal level can be changed by using the CPAO and CPAI pins. See the figure 11 for adjusting the transmit signal level. Control the ON/OFF of CPT transmission by using CPGC of the control register.
PTYPE 8		IN	Input pin for selecting the processor mode. This selection determines the functions of READB, CSB, ALE, WRB, D1 and D0 pins. When this pin is "1", the Intel processor mode is selected. When this pin is "0", the Motorola processor mode (MSM7524-compatible) is selected. This pin should be fixed at "0" or "1".
VDD 9			Power supply pin.
PD 10		IN	Input pin for controlling the power down mode. When this pin is set to "1", the entire LSI enters the power down mode and each functional operation stops. The DC level of the analog output pin becomes undefined. The digital output pins (FXD0, CPD0) and status register indicate a non-detection state. At that time, the control register CR and DTMF transmit register DTMFT are cleared. ("0" is written) The internal circuits (timer, etc. for each detector) also are reset. After turning on the power, set this pin to "1" to reset the LSI before using this LSI. When this pin is set to "0", the normal operation starts.
X1	11	IN	X1 and X2 are connected to a 3.579545 MHz crystal.
X2 12		OUT	See "Oscillation Circuit" of the FUNCTIONAL DESCRIPTION for reference.
CLKO 13		OUT	3.579545 MHz clock output pin. This pin can drive one ML7005 device.

LAPIS Semiconductor Co.,Ltd.

ML7005

Symbol	Pin	Туре	Description
READB 1	4	IN	 Input pin for processor interface. When PTYPE is "1" (Intel processor mode) : This pin is the read control input pin. When this pin is set to "0", data in the specified register is output to the bus lines (D3 to D0). At that time, CSB must be "0". See the figure 4 for processor interface timing. When PTYPE is "0" (Motorola processor mode) : This pin is the clock input pin (equivalent to SCLK of the MSM7524). When in Write mode, data in D3 to D0 is written to the specified register at the falling edge of the READB signal. When in Read mode, data in the specified register is output to D3 to D0 when the READB signal is "1", and D3 to D0 is opened when the READB signal is "0". The READB signal is not necessarily a periodical signal. See the figure 5 for processor interface timing.
CSB	15	IN	Chip select input pin for processor interface. When the CSB signal is "0", read and write operations are possible. When the CSB signal is "1", read and write operations are impossible.
ALE 16		IN	 Input pin for processor interface. When PTYPE is "1" (Intel processor mode) : This pin is the address latch enable input pin. The register address data in D1 to D0 is latched at the falling edge of ALE. When PTYPE is "0" (Motorola processor mode) : This pin is the address data input pin (equivalent to AD0 of the M SM7524). When this pin is "1", data can be written to the control register (CR) and data can be read from the status register (STR). When this pin is "0", data can be written to the DTMF transmit register (DTMFT) and data can be read from the DTMF receive register (DTMFR).
WRB 17		IN	 Input pin for processor interface. When PTYPE is "1" (Intel processor mode) : This pin is the Write control input. Data in the data bus lines (D3 to D0) is written to the specified register. At that time, CSB must be "0". When PTYPE is "0" (Motorola processor mode) : This is the signal input pin for controlling the Read and Write modes (equivalent to R/W of the MSM7524). When this pin is "1", the LSI enters the Read mode. When this pin is "0", the LSI enters the Write mode.
D3 to D0	18 to 21	I/O	4-bit data bus I/O pins for processor interface. When PTYPE is "1" (Intel processor mode), D1 and D0 are also used for addressing.

LAPIS Semiconductor Co.,Ltd.

ML	7005
TATE	1000

Symbol	Pin	Туре	Description
CPDO 22	2	OUT	Digital output pin for CPT detector. When a 400 Hz signal is input to the CPDIP and CPDIM pins, this pin is "1". When the DOEN register is "0", this pin is fixed at "0".
GND	23	—	Ground pin.
DTGO 24	ŀ	OUT	Analog output pin for DTMF signal generator. The tone amplitude is approximately -9.0 dBm for a low group and approximately -7.0 dBm for a high group. The transmit signal level can be changed by using the DTAI and DTAO pins. See the figure 11 for adjusting the transmit signal level. Control the ON/OFF of signal transmission by using MFC of the control register.
DTAI 25		IN	Inverting input pin for operational amplifier used for adjusting the transmit output level of the DTMF signal generator. The non-inverting input of this amplifier is internally connected to SG. See the figure 11 for adjusting the transmit signal level. When this amplifier is not used, the DTAO pin should be shorted to the DTAI pin.
DTAO 26	6	OUT	Output pin for operational amplifier used for adjusting the transmit output level of the DTMF signal generator.
FXDO 27	,	OUT	Digital output pin for FAX signal (FX) detector. When a 1300 Hz signal is input to the FXDIM, this pin is "1". When a call progress tone (CPT) is received (CPD0="1"), this pin is forced to be "0". When the DOEN register is "0", this pin is fixed at "0".
FXDIM 28	3	IN	Inverting input pin for input amplifier used for detecting the FAX signal (FX). See the figure 9 for adjusting the receive signal level. When the FX detector is not used, the FXDIM pin should be shorted to the FXDIO pin.
FXDIO	29	OUT	Output pin for input amplifier used for detecting the FAX signal (FX).
CPDIP 30		IN	Non-inverting input pin for input amplifier used for detecting the CPT. See the figure 8 for adjusting the receive signal level. When the CPT detector is not used, see the figure 10.
CPDIM	31	IN	Inverting input pin for input amplifier used for detecting the CPT.
CPDIO	32	OUT	Output pin for input amplifier used for detecting the CPT.

ABSOLUTE MAXIMUM RATINGS

Parameter Symbol		Condition	Rating	Unit
Power Supply Voltage	V_{DD}	Ta = 25°C With respect to GND	-0.3 to +7	V
Input Voltage	VI	with respect to GND	-0.3 to V _{DD} +0.3 V	
Storage Temperature	T _{STG}		-55 to +150	°C
Output Short Current	I _{SHT}	Short to VDD or GND	35	mA
Power Dissipation	PD		100	mW

RECOMMENDED OPERATING CONDITIONS

	Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Pow	ver supply voltage	V _{DD}		+2.7	+3.6	+5.5	V
Ope Ran	erating Temperature ge	T _{OP}		-30	—	+85	°C
-	at Clock Frequency	f _{CLK} -0.7				+0.1	%
Inpu	ıt Clock duty	DUTY	is applied to X1	40 —		60	%
X1,	X2 Load Capacitance	C1,C2		18	20	22	pF
SG	Bypass Capacitance	C3	SG - GND	1	_	_	
VD	D Dymoga Consoitence	C4	VDD - GND	10	_	_	μF
۷D	D Bypass Capacitance	C5	VDD-GND	0.1	_	_	
Dig	ital Input Rise Time	t _{IR} —	PD, READB, CSB,		_	50	200
Dig	ital Input Fall Time	t _{IF}	ALE, WRB, D3 to D0			50	ns
Dig	ital Ouput Load	C _{DL1}	FXDO, CPDO, D3 to D0	_	_	40	рF
Cap	acitance	C _{DL2}	CLKO	_	_	20	рг
	Frequency Deviation		+25°C ±5°C	-100	_	+100	
Crystal	Temperature Characteristics	_	-30°C to +85°C	-100 —		+100	ppm
Cry	Equivalent Series Resistance			_		90	Ω
	Load Capacitance			— 16		_	pF

(V_{DD}=+2.7 to +5.5 V, Ta=-30 to +85°C)

ELECTRICAL CHARACTERISTICS

DC and Digital Interface Characteristics

					(•00	Ell to olo	,	00 0)	
Parameter	Symbol	C	Cond	ition	Min.	Тур.	Max.	Unit	
		VD	D=+2	.7 to +5.5V	—	_	9.0		
Power Supply	I _{DD1}	Operat	ing	$V_{DD}=+3V$	—	4.0	_	mA	
Current		Mod	e	$V_{DD} = +5V$	— 5.0 -				
	I _{DD2}	Power I	Down	Mode	—	1	40	μA	
Digital Input Voltage	V _{IH} 0.7	V			DD	_	V _{DD}	V	
Digital liput voltage	VIL			-	0.0		$0.3V_{DD}$	V	
Digital Input Current	I _{IH}		VI =	V _{DD}	-10	0	10		
	IIL	VI = 0V		-10	0	10	μA		
	V _{OH}	Other	I _{OH} =	= -100μ Α	V _{DD} - 0.2	V _{DD} - 0.06	V_{DD}		
Digital Output	V _{OL}	than CLK0	I _{OL} =	= 100μ Α	0.0	0.06	0.2	V	
Voltage	V _{OHCK}	CIKO			V _{DD} -0.5		V _{DD}]	
	V _{OLCK}	CLKO, CL ≤ 20pF		0.0		0.5			
Analog Input Resistance	R _{IN}	*1			—	10	—	MΩ	
Analog Output DC	V_{SG}	SG			V _{DD} /2-0.1	$V_{DD}/2$	V _{DD} /2+0.1	V	
Potential	V _{AO}	*2				V _{DD} /2		v	
Analog Output Load Resistance	R _{OUT}	*3			20			kΩ	

*1 DTRIM, DTRIP, CPAI, DTAI, FXDIM, CPDIP, CPDIM

*2 DTRIO, CPAO, CPTGO, DTGO, DTAO, FXDIO, CPDIO

*3 DTRIO, CPAO, CPTGO, DTGO, DTAO, FXDIO, CPDIO, SG

AC CHARACTERISTICS

AC Characteristics 1 DTMF Signal Generator

				V _{DD} =+2.7 t	o +5.5 V,	Ta=-30 to	+85°C)
Parameter	Symbol	Co	ondition	Min.	Тур.	Max.	Unit
DTMF Tone	V _{DTTL}		Low Group Tone	-10.5	-9.0	-7.5	dBm
Transmit Amplitude	V _{DTTH}		High Group Tone	-8.5 -7.	0	-5.5	*1
Tone Transmit Amplitude Ratio	V _{DTDF}	Measured	V _{DTTH} - V _{DTTL}	1.0 2.0		3.0	dB
Tone Frequency Accuracy	f _{DDT}	at DTGO	To Nominal Frequency	-1.5 —		+1.5	%
Total Harmonic Distortion	THD _{DT}		Harmonics - Fundamental	— -40		-23	dB
	V _{S1}	With	4kHz to 8kHz		P - 51	P - 20	
	V _{S2}	respect to	8kHz to 12kHz	_	P - 60	P - 40]
Out-of-Band Spurious	V _{S3}	output signal level measured at DTGO	12kHz to each 4kHz band		P - 75	P - 60	dB

*1 0dBm = 0.775 Vrms (For all AC characteristics)

ML7005


LAPIS Semiconductor Co.,Ltd.

AC Characteristics 2 Call Progress Tone (CPT) Generator

			$(V_{DD} = +2.7)$	to +5.5 V,	Ta=-30 to	+85°C)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Tone Transmit Amplitude	V _{CPT}		-4	-2.5	-1	dBm
Output Frequency	f _{CPT}		380	400	420	Hz
Total Harmonic Distortion	THD _{CPT}	Harmonics - Fundamental		-39	-23	dB

AC Characteristics 3 Call Progress Tone (CPT) Detector

				(V _{DD} =+2.7	to +5.5 V,	Ta=-30 to	+85°C)
Parameter	Symbol	Conditi	on	Min.	Тур.	Max.	Unit
CPT Detect	VDETCP	2.7V ≤	$VDD \le 5.5V$	-46 —		-6	
Amplitude	V DETCP	4.5V ≤	$VDD \le 5.5V$	-46 —		0	dBm
CPT Non-detect Amplitude	V_{REJCP}	f_{in} = 350 to 450 Hz	at CPDIO			-60	dBiii
Time to Detect	t _{DETCP}	Detect		30		_	ms
Time to Reject	t _{REJCP}	See Figure 1.	Non-detect			10	1115
CPT Detect Delay	t _{DELCP} 10				18	30	
Time	UELCP IC				10	00	ms
CPT Detect Hold	t _{HOLCP}			10 18		30	1115
Time	HOLCP			10 10		00	
CPT Detect	f			350		450	Hz
Frequency	f _{DETCP}			330		430	112
CPT Non-detect	f			530			Hz
Frequency	t _{RETCP}			_		290	112






LAPIS Semiconductor Co., Ltd.

					(V _{DD} =+2.7	to +5.5 V,	Ta=-30 to	+85°C)
Parameter	Symbol	C	Condition		Min.	Тур.	Max.	Unit
FX Detect	V _{DETFX}		$2.7V \le VD$	$D \le 5.5V$	-40 —		-6	
Amplitude	V DETFX		$4.5V \le VD$	$D \le 5.5V$	-40		0	dBm
FX Non-detect Amplitude	V_{REJFX}	f_{in} = 1280 to 2	f_{in} = 1280 to 1320 Hz at CPDIO			— -60		d Din
Time to Detect	t _{DETFX}			Detect	65			
Time to Reject	t _{REJFX}	See Figure 2.		Non-de tect	;	30		ms
FX Detect Delay Time	t _{DELFX}				35	50	65	- ms
FX Detect Hold Time	t _{HOLFX}				35 50		65	1115
FX Detect Frequency	f _{DETFX}				1280	_	1320	Hz
FX Non-detect	f				1380	—	_	Hz
Frequency	f _{RETFX}						1200	112

AC Characteristics 4 FAX Signal (FX) Detector





FEDL7005-01

ML7005

LAPIS Semiconductor Co., Ltd.

AC Characteristics	5 DTMF Receiver	

				(\	/ _{DD} =+2.7 te	o +5.5 V, ⁻	Ta=-30 to	+85°C)
Parameter	Symbol		Condit	ion	Min.	Тур.	Max.	Unit
DTMF Detect	V _{DETDT1}		2.7V ≤	$VDD \le 5.5V$	-42	_	-10	
Amplitude	V _{DETDT2}		4.5V ≤	$VDD \le 5.5V$	-42 —		0	dBm
DTMF Non-detect Amplitude ル	V _{REJFX}	Per	Frequency at D	OTRIO			-60	UDIII
Detect Frequency	f _{DETDT} -1	.8				_	+1.8	
Non-detect Frequency	f _{REJDT}		Nominal Freque	ency	+3.8 —			%
Level Twist	V _{TWIST}	VH	gh Group - VL	ow Group	-6.0 —		+6.0	dB
Noise to Signal Ratio	V _{NIS}	N/S	(N: 0.3 to 3.4)	kHz)	— -12		—	dB
Dial Tone Rejection Ratio	V _{REJDT}	360	to 440Hz		_	45	—	dB
Signal Repetition	t _{CYCDT0}			DTTIM="1"	60		_	
Time	t _{CYCDT1}			DTTIM="0"	90			
Time to Detect	t _{DETDT0}		Detect	DTTIM="1"	35	_	—	
	t _{DETDT1}		Better	DTTIM="0"	49 —			_
Time to Reject	t _{REJDT0}		Non-detect	DTTIM="1"			10	
	t _{REJDT1}			DTTIM="0"			24	_
Interdigit Pause	t _{POSDT0}	*4		DTTIM="1" DTTIM="0"	21 30 —			
Time	t _{POSDT1}	*1	GDD 1	DTTIM= 0 DTTIM="1"	30 —			
Acceptable Drop	t _{BRKDT10}		SPB="1" (Before output)	DTTIM= 1 DTTIM="0"			0.4	_
Out Time	t _{BRKDT11} t _{BRKDT20}		SPB="0"	DTTIM="1"			3	ms
out Thine	t _{BRKDT20}		(During output)	DTTIM="0"			10	-
			(=	DTTIM="1"	12	26	37	
	COELDIO					41	0,	
Detect Delay Time	t _{DELDT1}			DTTIM="0"	24		49	
Detect Hold Time	t _{HOLDT0}			DTTIM="1"	15	20	27	
	t _{HOLDT1}			DTTIM="0"	24	28	35	
SPB Delay Time	t _{SP}		DT	TIM="1", "0"	0.2	0.6	1.0	

*1 See the figure 3 for timing.

The input level includes the entire range indicated in VDETDT1 and VDETDT2. The input frequency includes the entire range indicated in fDETDT.

ML7005

Timing When DTMF is received




Figure 3 Timing When DTMF is Received

t_{DETDT} : Time to Detect

When Time to Detect is the specified value of t_{DETDT} or more, the DTMF signal is normally received. t_{REJDT} : Time to Reject

When Time to Reject is the specified value of t_{REJDT} or less,

the input signal is ignored and the SPB and DTMF receive data are not output.

t_{POSDT} : Interdigit Pause

When there is no input signal for the period of t_{POSDT} or more, the DTMF receive data and SPB are reset.

Even if the receive data is changed, when Interdigit Pause Time is the value of t_{POSDT} or less (including the change without Drop Out), SPB remains at "0"

and the DTMF receive data may maintain its initial value.

$t_{\mbox{\scriptsize BRKDT1}}$: Acceptable Drop Out Time 1

Acceptable Drop Out Time 1 is applied between when the input signal comes and when SPB becomes "0".

Even if there is no input signal for the period of tBRKDT1 or less,

the SPB and DTMF receive data are normally output.

t_{BRKDT2} : Acceptable Drop Out Time 2

Acceptable Drop Out Time 2 is applied when SPB is "0" (when receive data is output). Even if there is no input signal during signal reception for the period of t_{BRKDT2} or less,

SPB and DTMF receive data are not reset.

t_{CYCDT} : Signal Repetition Time

Signal Repetition Time should be the specified value

of t_{CYCDT} or more so that a signal is normally received.

t_{DELDT} : Detect Delay Time

The DTMF receive data is output with a delay of the specified value

of t_{DELDT} after the input signal appears.

 t_{HOLDT} : Detect Hold Time

The SPB and DTMF receive data outputs stop with a delay of the specified value of t_{HOLDT} after the input signal disappears.

t_{SP} : SPB Delay Time

The SPB data is output with a delay of the specified value

of t_{SP} after the DTMF receive data is output.


The DTMF receive data should be latched after detecting the fall of SPB.


LAPIS Semiconductor Co., Ltd.

ML7005

Processor Interface Charactceristics (Intel Processor Mode)

		(V _{DD} =+2	2.7 to +5	5.5 V, Ta	=-30 to	+85°C)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Address Data Setup Time	t _{AL}		80	—	—	ns
Address Data Hold Time	t _{LA}		30	_	_	ns
ALE Signal Time	t _{LL}	_	80	_	_	ns
Chip Select Setup Time before Read	t _{CRS}	_	30	—	—	ns
Chip Select Hold Time after Read	t _{CRH}	_	30	_	_	ns
READB Data Output Delay Time	t _{RD}	$VOL \le 0.4 V, VOH \ge VDD - 0.4 V$	0	90	180	ns
Data Float Time after Read	t _{RDF}	_	5	37	60	ns
READB Signal Time	t _{RW}	_	200	—	—	ns
Chip Select Setup Time before Write	t _{cws}		30	_	_	ns
Chip Select Hold Time after Write	t _{CWH}		30	_	_	ns
WRB Signal Time	tww	_	140		—	ns
Data Setup Time before Write	t _{DW}	_	80		_	ns
Data Hold Time	t _{WD}		30	_	_	ns





FEDL7005-01

ML7005

LAPIS Semiconductor Co., Ltd.

				(V _{DD} =+2	2.7 to +5	.5 V, Ta	=-30 to ·	+85°C)
Pai	rameter	Symbol		Condition		Тур.	Max.	Unit
READB S	ignal Period	t _{CYC}		—	1—		—	μS
READB S	ignal Pulse	t _{HI}		"H" period	200 -	-	—	
Width		t _{LO}		"L" period	200 —	-	—	
ALE	SETUP Time	t _{AS}		ALE→READB	80 —		—	
ALE	HOLD Time	t _{AH}		READB→ALE	20 —		—	
CSB	SETUP Time	t _{cs}		CSB→READB	80 —		—	
CSD	HOLD Time	t _{CH}	See	READB→CSB	20 —		—	
WRB	SETUP Time	t _{wrs}	Figure 5	WRB→READB	80	_	—	
WKD	HOLD Time	t _{WRH}	Figure 5	READB→WRB	20 —		—	ns
D3.to D0	SETUP Time	t _{DWS}		D3 to D0→READB	80		—	
(Write)	HOLD Time	t _{DWH}		READB \rightarrow D3 to D0	30 —		—	
				READB \rightarrow D3 to D0				
D3 to D0	Delay Time	t _{DRD}		$VOL \le 0.4 V$,	0 90		180	
(Read)				$VOH \ge VDD - 0.4 V$				
	Hold Time	t _{DRH}		D3 to D0 \rightarrow READB	5 37		60	

Processor Interface Characteristics (Motorola Processor Mode)




Figure 5 Processor Interface Timing (Motorola Processor Mode)

REGISTER DESCRIPTION

Register Interface Description

The ML7005 contains a 4-bit DTMF transmit data register (DTMFT), a 4-bit DTMF receive data register (DTMFR), a 4-bit control register (CR), and a 4-bit status register (STR).

The DTMFT and CR registers are for Write-only and the DTMFR and STR registers are for Read-only.

When the PTYPE pin is "1", accessing the registers is possible in the Intel processor mode.

When the PTYPE pin is "0", accessing the registers is possible in the Motorola processor mode.

In the Intel processor mode (PTYPE="1"), when CSB is "0", data can be written to the DTMFT and CR registers by fetching data from D3 to D0 at the rising edge of the WRB signal.

When CSB is "0", the contents of DTMFR and STR can be transferred to D3 to D0 by setting READB to "0". In the Motorola processor mode (PTYPE="0"), when CSB and WRB are "0", data can be written to the DTMFT and CR registers by fetching D3 to D0 data and ALE at the falling edge of READB.

When CSB is "0" and WRB is "1", the contents of DTMFR and STR are transferred to D3 to D0 by latching ALE at the rising edge of READB.

When the PD pin is set to "1" the DTMFT and CR registers are reset.

Table 1 Outline of Registers

Register name	Accessing (address) processor	in Intel	Accessing in Motorola processor mode ALE WRB		Description
	D1	D0			
DTMFT	0	0	0	0	Writing to DTMFT
DTMFR	010			1	Reading from DTMFR
CR	101		0		Writing to CR
STR	1	1	1	1	Reading from STR

Note : The contents of the DTMFT and CR registers cannot be read.

Table 2 Register Names

Register name	D3 D2		D1 D0	
DTMFT	DTT3	DTT2	DTT1	DTT0
DTMFR	DTR3 D1	- R2	DTR1 D1	- R0
CR CPG	С	DTTIM	D0EN	MFC
STR	SPB	FXDR	CPDR	DETF

DTMFT and DTMFR Registers

16 kinds of DTMF transmit signals can be determined by setting the DTMFT register.

16 kinds of DTMF receive signals can be monitored from the DTMFR register.

The table 3 shows the DTMF signal codes.

Even if the DTMF transmit code is changed while the DTMF signal is being transmitted (MFC="1"), the output frequency is not changed.

DTT3 DTR3	DTT2 DTR2	DTT1 DTR1	DTT0 DTR0	DIGIT	Low group signal (Hz)	High group signal (Hz)
0 0		0	11		697	1209
0 0		1	0 2		697	1336
0 0		1	13		697	1477
0 1		0	04		770	1209
0 1		0	15		770	1336
0 1		1	06		770	1477
0 1		1	17		852	1209
1 0		0	0 8		852	1336
10		0	19		852	1477
10		1	0 0		941	1336
10		1	1	*	941	1209
11		0	0 #		941	1477
1 1		0	1	А	697	1633
11		1	0	В	770	1633
11		1	1	С	852	1633
0 0		0	0	D	941	1633

Table 3 DTMF Signal Code List

Control Register CR

D3 D2	D1 D0		
CPGC	DTTIM	D0EN	MFC

Bit No.	Na	me	Description
			This bit is used to control the ON/OFF of call progress tone transmitting.
D3 CF	G	С	"0" : The GPTGO output is OFF and the SG level is output.
			"1" : The GPTGO output is ON and CPT is output.
			This bit is used to control the detect time of DTMF receiver.
			" 0" : Normal detect
D2 DT	TIM		" 1" : High-speed detect
			When there is enough time, set to the normal detect mode (DTTIM = "0") because the
			high-speed detect mode sometimes causes erroneous detection by noise or voice signal.
			This bit is used to control the call progress tone detector and FX detector.
			"0" : The CPDO and FXDO output pins
D1 D0	E	Ν	and CPDR and FXDR registers are fixed to "0".
			"1" : The CPDO and FXDO output pins
			and CPDR and FXDR registers become valid.
			This bit is used to control the ON/OFF of DTMF transmit output.
D0 MF	С		"0" : The DTGO output is OFF and the SG level is output.
			"1" : The DTGO output is ON and the DTMF signal is output.

Status Register STR

D3 D2	D1 D0		
SPB	FXDR	CPDR	DETF

Bit No.	Name	Description
		This bit is used to indicate whether the DTMF receive signal is being received.
D3 SP	В	"0" : Indicates that the valid DTMF signal is being received.
		"1" : Indicates that the DTMF signal is not being received.
		This bit is used to indicate whether the FAX signal (FX) is being received.
		"0" : Indicates that the FAX signal (FX) is not being received.
D2 FX	NR	"1" : Indicates that the valid FAX signal (FX: 1300 Hz) is being received.
DZTA		When a call progress tone is received (CPDO="1"), this bit is forced to be "0".
		When the DOEN register is "0 ", this bit also is fix ed at "0 ". This bit has the same
		unction as that of the FXDO.
		This bit is used to indicate whether the call progress tone is being received.
		"0" : Indicates that the call progress tone is not being received.
D1 CF	D R	"1" : Indicates that the valid call progress tone (400 Hz) is being received.
		When the DOEN register is "0", this bit is fixed at "0". This bit has the same function as
		that of the CPDO pin.
		This is a flag to indicate that a detector has changed its status from a non-detect state to
		a detect state.
		This bit is "1" when:
		(1) SPB is changed from "1" to "0",
		(2) FXDR is changed from "0" to "1", or
D0 DE	TF	(3) CPDR is changed from "0" to "1".
		This bit remains "0" even if a 1300 Hz or 400 Hz signal is input, because the FXDR
		and CPDR are fixed at "0" when the DOEN regsiter is "0".
		When the processor has read the status register, this bit is reset to "0".
		When the processor does not read the status register after a signal is detected, this bit is
		"0" after the detected signal disappears.


FUNCTIONAL DESCRIPTION


Oscillation Circuit

The X1 and X2 should be connected by a 3.579545 MHz crystal.

When the load capacitance of the crystal is 16pF, X1 and GND should be connected by a 20 pF capacitor, and X2 and GND also should be connected by a 20 pF capacitor.

If necessary, an external clock should be input to X1 via a 1000 pF capacitor, and X2 should be left open.









DTMF Receiver, CPT Detector Input Level Adjustment

Adjust the input level according to the method shown in the figure 8. Determine the value of a usable resistor so that the levels of the outputs (DTIO, CPDIO) of each amplifier at a maximum input level are less than the maximum detect level described in the AC Characteristics.




Figure 8 DTMF, CPT Input Level Adjustment

LAPIS Semiconductor Co., Ltd.

FX Detector Input Level Adjustment

Adjust the input level according to the method shown in the figure 9.

Determine the value of a usable resistor so that the output level of FXDIO is less than the maximum detect level described in the AC Characteristics.




Figure 9 FX Input Level Adjustment

Processing the Input Pin when the DTMF Receiver and CPT Detector are not Used

Process the Input pin according to the method shown in the figure 10.




Figure 10 Processing the Unused Input Pin

Adjusting the Analog Output Level

Adjust the analog output level according to the method shown in the figure 11.

 $R_{\rm I}/R_{\rm H} \leq 1.6$ is always required when $V_{\rm DD} \geq 4.5$ V.

In the case of $R_I/R_H > 1$, if $R_I/R_H = A$, the maximum analog output load resistance is 20*A (k Ω). If V_{DD} is less than 4.5 V, $R_I/R_H \le 1$ is required.




Figure 11 Analog Output Level Adjustment

Concurrent Operation of 4 Functions

The DTMF signal generator, DTMF signal detector, call progress tone generator, and call progress tone detector can operate concurrently.

When both the DTMF signal generator and call progress tone generator operate concurrently, the DTMF signal sometimes cannot be detected if the receive level of the DTMF signal is less than -36 dBm.


Register Settings for Each Mode

An example of register settings for each mode is shown below.

Mode	Description	Addre Int proce mo	tel essor	proc	orola essor ode	D3	D2	D1	D0	Active register
		D1	D0	ALE	WRB					
	(1) Wait until power supply is stabilized	—	_		_		—	—		
Power	(2) PD pin = "1" (interna I circuit is reset)	—	_				_	—		_
ON	(3) Wait 200 μs or more	—		—	—			—		
	(4) PD pin = "0"	—	_	—	—			_		
	(5) CR setting	10		1	0	Х	Х	Х	Х	CR
	(1) Detect timing setting	1	0	1	0	0	1	0	0	CR
	(2) STR monitoring (when not detected)	11		1	1	1	0	0	0	STR
DTMF	(3) STR monitoring(when detected)	11		1	1	0	0	0	1	STR
Detect (High	(4) DTMF receive data readi ng	0 1		0	1	х	х	х	х	DTMFR
(Fight Speed)	(5) STR monitoring (when detected and after reading STR)	11		1	1	0	0	0	0	STR
	 (6) STR monitoring (after making the input s ignal OFF) 	11		1	1	1	0	0	0	STR
	(1) CPT detect enable setting	10		1	0	0	0	1	0	CR
СРТ	(2) STR monitoring(when not detected)	11		1	1	1	0	0	0	STR
Detect	(3) STR monitoring (when detected)	11		1	1	1	0	1	1	STR
	(4) STR monitoring(when detected and after reading STR)	11		1	1	1	0	1	0	STR
	(1) DTMF transmit data setting	0 0		0	0	х	х	х	х	DTMFT
	(2) DTMF transmit ON	1	0	1	0	0	0	0	1	CR
DTMF	(3) Wait transmit ON time					_		—		
Transmit	(4) DTMF transmit OFF	10		1	0	0	0	0	0	CR
	(5) Wait transmit OFF time									
	(6) To transmit next data, return to (1)				_	—	—	_	_	—
СРТ	(1) CPT transmit ON	10		1	0	1	0	0	0	CR
Transmit	(2) Wait transmit ON time			—				—		
	(3) CPT transmit OFF	10		1	0	0	0	0	0	CR


Table 4 Register Setting

APPLICATION CIRCUIT EXAMPLE



Note : \downarrow indicates connection to the SG pin.

PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Package

The surfa ce mount type packa ges ar e very su sceptible to hea t in reflow m ounting a nd humidity absorbed in storage.

Therefore, b efore you perform reflow mounting, contact ROHM's responsible sales person for the product name, package name, pin number, package code, and desired mounting conditions (reflow method, temperature and times).

REVISION HISTORY

Document		Pa	ge	
No.	Date	Previous	Current	Description
NO.		Edition	Edition	
FEDL7005-01	2011.10.18	_		Issue of the LAPIS Semiconductor revision

NOTICE

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing LAPIS Semiconductor's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from LAPIS Semiconductor upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any dam age arising from any inaccur acy or m isprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to im plement in your equipment using the Products safety measures to guard a gainst the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as de rating, redundancy, fire control and fail-safe designs. L APIS Sem iconductors hall bear n or responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are n ot designed or manufactured to be used with any equipment, device or sy stem which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or cre ate a risk of human in jury (su ch as a medical in strument, tran sportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). L APIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a R OHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2011 LAPIS Semiconductor Co., Ltd.