


# ML7406

868MHz SRD RF transceiver IC

## ■ Overview

ML7406 is a low power consumption sub GHz RF transceiver, which includes RF, IF, MODEM, baseband processor, HOST interface. ML7406 can be used for mainly ISM(Industrial, Scientific and Medical) or SRD(Short Range Device). (EN13757-4:2011: Wireless M-BUS) packet format can be processed by on-chip hardware.


**ML7406 and ML7344 have the same package, pins assignment and major registers.**



(32pin WQFN)

**ML7344 series**  
 RF: 160MHz to 510MHz  
 Rate: 1.2kbps to 15kbps (FSK/GFSK)  
 Channel Spacing: 25 kHz  
 Wireless M-Bus  
 ARIB STD-T67

**ML7406 series**  
 RF: 750MHz to 960MHz  
 Rate: 1.2kbps to 500kbps (FSK/GFSK)  
 Channel Spacing: 100 kHz to 1.6MHz  
 Wireless M-Bus  
 IEEE802.15.4g (FEC not supported)  
 ARIB STD-T108



## ■ Features

- Supported standard
  - ETSI EN 300 220 (Europe)
  - EN 13757-4:2011 (Wireless M-BUS)
  - IEEE802.15.4g
  - ARIB STD T108 (Japan)
- RF frequency: 750MHz to 960MHz
- Realized high resolution modulation by using fractional N type PLL direct GFSK modulation
- Modulation: GFSK/GMSK/FSK/MSK (MSK is a case that FSK modulation index = 0.5)
- Data transmission rate: 1.2 to 500 kbps
- Data encoding/decoding by HW: NRZ, Manchester, 3 out of 6
- Data whitening by HW
- Programmable frequency channel filters
- Programmable frequency deviation function
- TX/RX data inverse function
- 26 MHz oscillator circuits version (ML7406C)
- TCXO (26 MHz) direct input version (ML7406T)
- SPXO input(CMOS level) version (ML7406S)
- Oscillator capacitance fine tuning function
- On chip low speed RC oscillation circuit
- Low speed clock adjustment function
- frequency fine tuning function (using fractional N type PLL)
- Synchronous serial peripheral interface(SPI)
- On-chip TX PA. (20 mW / 10 mW / 1 mW selectable)
- TX power fine tuning function ( $\pm 0.2$  dB)
- TX power automatic ramping control
- External TX PA control function
- RSSI indicator and threshold judgment function
- High speed carrier checking function
- AFC function (IF frequency automatic adjustment by Fractional N type PLL adjustment)
- Antenna diversity function
- Automatic Wake UP, auto SLEEP function (external RTC input or internal RC oscillator selectable)
- General purpose timer (2ch)
- Test pattern generator (PN9 ,CW, 01 PATTERN, ALL"1", ALL"0" OUTPUT)
- Packet mode function
  - Wireless M-BUS packet format (Format A/B)
  - General purpose packet format (Format C)
  - Max.255 byte (Format A/B), 204t byte (Format C)
  - TX FIFO (64 byte), RX FIFO (64 byte)
  - RX Preamble pattern detection (Max.4 byte)
  - Automatic TX preamble length generation (Max.length 16383 byte)
  - SyncWord setting function (Max. 4byte  $\times$  2 type)
  - Program CRC function (CRC32/CRC16/CRC8 selectable, fully programmable polynomial)
  - Wireless M-BUS field checking function (C-field/M-field/A-field can be detected automatically)

(Note) Proprietary packet format is possible depending on setting
- Supply voltage
  - 1.8 V to 3.6 V (TX power 1 mW mode)
  - 2.3 V to 3.6 V (TX power 10 mW mode)
  - 2.6 V to 3.6 V (TX power 20 mW mode)
- Operational temperature -40 °C to 85 °C

- Current consumption (868 MHz)
 

Deep sleep mode	0.1 $\mu$ A (Typ.)	
Sleep mode2	0.56 $\mu$ A (Typ.)	(retains registers, FIFO)
Idle mode	1.4 mA (Typ.)	
TX 20 mW	34 mA (Typ.)	
10 mW	24 mA (Typ.)	
1 mW	13 mA (Typ.)	
RX	15 mA (Typ.)	(@100kbps)
  
- Package
 

32pins WQFN (5mm $\times$ 5mm)	P-WQFN32-0505-0.50
Lead free, RoHS compliance	

## ■ Product Name

ML7406 y GDZ05BL

y = C: Crystal Input  
S: SPXO Input  
T: TCXO input

## ■ Description Convention

### 1) Numbers description

**'0xnn'** indicates hexa decimal. **'0bnn'** indicates binary.

Example: 0x11= 17(decimal), 0b11= 3(decimal)

### 2) Registers description

**[<register name>: B<Bank No> <register address>] register**

Example: [RF\_STATUS: B0 0x0B] register

Register name: RF\_STATUS

Bank No: 0

Register address: 0x0B

### 3) Bit name description

**<bit name> ([<register name>: B<Bank No> <register address>(<bit location>)])**

Example: **SET\_TRX[3:0] ([RF\_STATUS: B0 0x0B(3-0)])**

Bit name: SET\_TRX

Register name: RF\_STATUS

Bank No: 0

Register address: 0x0B


Bit location: bit3 to bit0

### 4) In this document

**"TX"** stands for transmission.


**"RX"** stands for reception.

■Block Diagram



■PIN Configuration

32 pin WQFN



NOTE: GND pad in the middle of the LSI is reverse side (name:reversed side GND)

## ■PIN Definitions

### Symbols

I	: Digital input
O	: Digital output
IS	: Shmidt Trigger input
IO	: Digital input/output
I <sub>A</sub>	: Analog input
O <sub>A</sub>	: Analog output 1
O <sub>AH</sub>	: Analog output 2
IO <sub>A</sub>	: Analog input/output
O <sub>RF</sub>	: RF output
V <sub>DDIO</sub>	: I/O power supply
V <sub>DDRF</sub>	: RF power supply
GND	: Ground

### ●RF and Analog pins

Pin	Pin name	Reset state	I/O	Active Level	function
20	PA_OUT	-	O <sub>RF</sub>	-	RF antenna output
23	A_MON	-	O <sub>A</sub>	-	Temperature information output (*1)
24	LNA_P	-	I <sub>A</sub>	-	RF antenna input
26	LP	-	IO <sub>A</sub>	-	Pin for loop filter
28	IND1	-	IO <sub>A</sub>	-	Pin for VCO tankl inductor
30	IND2	-	IO <sub>A</sub>	-	Pin for VCO tank inductor
31	VB_EXT	-	IO <sub>A</sub>	-	Pin for smothing capacitor for internal bias

\*1 This pin can be configured by [MON\_CTRL:B0 0x4D] register, no signal assigned as default setting.

### ●SPI Interface pins

Pin	Pin name	Reset state	I/O	Active Level	function
12	SDO	O/L	O	H or L	SPI data output or DCLK (*1)
13	SCLK	I	IS	P or N	SPI clock input
14	SCEN	I	IS	L	SPI chip enable L: enable H: disable
15	SDI	I	IS	H or L	SPI data input or DIO (*1)

\*1 Please refer to “DIO function”

## ●Regulator pins

Pin	Pin name	Reset state	I/O	Active Level	function
2	VBG (*1)	-	O <sub>AH</sub>	-	Pin for decoupling capacitor
3	REG_OUT (*1)	-	O <sub>AH</sub>	-	Regulator1 output (typ. 1.5V)
4	REG_CORE	-	O <sub>A</sub>	-	Regulator2 output (typ. 1.5V)
11	REGPDIN	I	I	H	Power down control pin for regulator Fix to 'L' for normal use. "H" is for deep sleep mode.
21	REG_PA (*1)	-	O <sub>AH</sub>	-	Regulator output for PA block

\*1 These pin will output 0V in the sleep state.

## ●Miscellaneous

Pin	Pin name	Reset state	I/O	Active Level	function
5	XIN N.C.(*2)	I -	I <sub>A</sub> -	P or N -	26MHz crystal pin1 (Note) In case of TCXO or SPXO, it must be open.
6	XOUT TCXO(*2) SPXO(*2)	O	O <sub>A</sub> I <sub>A</sub> I	P or N	26MHz crystal pin 2 or TCXO input, SPXO input
8	RESETN	I	I <sub>S</sub>	L	Reset L: Hardware reset enable (Forcing reset state) H: Normal operation
10	EXT_CLK	I	IO	P or N	Digital I/O (*3) Reset state: External RTC (32kHz) input.
16	GPIO0	O/H	IO or OD(*1)	H or L	Digital GPIO (*4) Reset state: interrupt indication signal output
17	GPIO1	O/L	IO or OD(*1)	H or L	Digital GPIO (*5) Reset state: clock output
18	ANT_SW/ GPIO2	O/L	IO or OD(*1)	H or L	Digital GPIO (*6) Reset state: Antenna diversity selection control signal
19	TRX_SW/ GPIO3	O/L	IO or OD(*1)	H or L	Digital GPIO (*7) Reset state: TX -RX selection signal control

(Note)

\*1 OD is open drain output.

\*2 The following pin names are different depend on products.

Pin No.	ML7406C	ML7406S	ML7406T
5	XIN	N.C.	N.C.
6	XOUT	SPXO	TCXO

(Note)

In case of using TCXO/SPXO, set TCXO\_EN or SPXO\_EN =0b1. Please make sure only one of the register TCXO\_EN, SPXO\_EN, XTAL\_EN is set to 0b1.

\*3 Please refer to [EXTCLK\_CTR: B0 0x52] register.

\*4 Please refer to [GPIO0\_CTRL: B0 0x4E] register



\*5 Please refer to [GPIO1\_CTRL: B0 0x4F] register

\*6 Please refer to [GPIO2\_CTRL: B0 0x50] register

\*7 Please refer to [GPIO3\_CTRL: B0 0x51] register

### ●Power supply/GND pins

Pin	Pin name	Reset state	I/O	Active Level	function
1	VDD_REG	-	V <sub>DDIO</sub>	-	Power supply pin for Regulator (input voltage: 1.8V to 3.3V)
9	VDDIO	-	V <sub>DDIO</sub>	-	Power supply for digital I/O (input voltage: 1.8 to 3.6V)
22	VDD_PA	-	V <sub>DDIO</sub>	-	Power supply for PA block (input voltage: 1.8 to 3.6V, depending on TX mode)
25	VDD_RF	-	V <sub>DDRF</sub>	-	Power supply for RF blocks (REG-OUT is connected, typ.1.5V)
27	VDD_CP	-	V <sub>DDRF</sub>	-	Power supply for charge pump (REG-OUT is connected, typ.1.5V)
32	VDD_VCO	-	V <sub>DDRF</sub>	-	Power supply for VCO (REG_OUT is connected, typ.1.5V)
29	GND_VCO	-	GND	-	GND for VCO

### ●Unused pins treatment

Unused pins treatments are as follows:

Unused pins treatment

Pin name	Pins number	Recommended treatment
N.C.	5	Open
N.C.	7	GND or Open
EXT_CLK	10	GND
A_MON	23	GND
GPIO0	16	Open
GPIO1	17	Open
GPIO2	18	Open
GPIO3	19	Open

(Note)

\*1 If input pins are high-impedance state and leave open, excess current could be drawn. Care must be taken that unused input pins and unused I/O pins should not be left open.

\*2 Upon reset, GPIO1 pin is CLK\_OUT function. If this function is not used, the clock must to be disabled by setting 0b000 to GPIO1\_IO\_CFG[2:0] ([GPIO1\_CTRL: B0 0x4F (2-0)]). If this pin is left open while outputting clock signal, it may affect RX sensitivity.

## ■ Electrical Characteristics

### ● Absolute Maximum Rating

Ta=-40°C to +85°C and GND=0V is the typical condition if not defined specific condition.

item	symbol	condition	Rating	unit
I/O Power supply	V <sub>DDIO</sub>		-0.3 to +4.6	V
RF Power supply	V <sub>DDRF</sub>		-0.3 to +2.0	V
RF input power	P <sub>RFI</sub>	Antenna input in RX	0	dBm
RF output Voltage	V <sub>RFO</sub>	PA_OUT(#20)	-0.3 to +4.6	V
Voltage on Analog Pins 1	V <sub>A</sub>		-0.3 to +2.0	V
Voltage on Analog Pins 2	V <sub>AH</sub>		-1.0 to +4.6	V
Voltage on Digital Pins	V <sub>D</sub>		-0.3 to +4.6	V
Digital Input Current	ID <sub>I</sub>		-10 to +10	mA
Digital Output Current	ID <sub>O</sub>		-8 to +8	mA
Power Dissipation	P <sub>d</sub>	Ta= +25°C	1.2	W
Storage Temperature	T <sub>stg</sub>	-	-55 to +150	°C

●Recommended Operation Conditions

Item	Symbol	Condition	Min	Typ	Max	Unit
Power Supply (I/O)	VDDIO	VDDIO pin and VDD_REG pin (*1)	1.8	3.3	3.6	V
Power Supply (PA)	VDDPA	VDD_PA pin TX power 1mW mode	1.8	3.3	3.6	V
		VDD_PA pin TX Power 10mW mode	2.3	3.3	3.6	V
		VDD_PA pin TX Power 20mW mode	2.6	3.3	3.6	V
Operational Temperature	Ta	-	-40	+25	+85	°C
Digital Input Rising Time	TIR	Digital Input pins (*1)	-	-	20	ns
Digital Input Falling Time	TIF	Digital Input pins (*1)	-	-	20	ns
Digital Output Output Load	CDL	All Digital Output pins	-	-	20	pF
Master Clock Frequency (XIN,XOUT,TCXO,SPXO pins)	FMCK1	-	(*2)	26	(*2)	MHz
Master Clock Accuracy (*2)	ACMCK1	-	-85	-	+85	ppm
TCXO Input Voltage	VTCXO	DC Cutoff TCXO Optionis selected	0.8	-	1.5	Vpp
SPI Clock Input Frequency	FSCLK	SCLK pin	0.032	2	16	MHz
SPI Clock Input Duty Cycle Ratio	DSCLK	SCLK pin	45	50	55	%
RF Frequency	FRF		750	-	960	MHz

\*1 In the pin description, I or Is are specified as the I/O.

\*2 Indicating frequency deviation during TX-RX operation. In order to support various standards, please apply the frequency accuracy for each standard to meet the requirements.

Specification	Required accuracy
Wireless M-Bus S mode	±60 ppm(Meter) ±25 ppm(Other)
Wireless M-Bus T mode	±60 ppm(Meter) ±25 ppm(Other)
Wireless M-Bus C mode	±25 ppm
ARIB STD-T108	±20 ppm

(Note) Below values are not taking individual LSI variations into consideration.

●Power Consumption

Item	Symbol	Condition	Min	Typ (*2)	Max (*5)	Unit
Power Consumption (*1)	IDD_DSLP	Deep Sleep mode (Not retaining Registers, all function halt)	-	0.1	9 (0.8)	μA
	IDD_SLP2	Sleep mode 2 (*3)	-	0.56	20 (3.2)	μA
	IDD_SLP3	Sleep mode 3 (*3)	-	0.7	20.2 (3.2)	μA
	IDD_SLP4	Sleep mode 4 (*3)	-	2.5	22 (5.1)	μA
	IDD_IDLE	Idle state	-	1.4	-	mA
	IDD_RX	RF RX state (*4)	-	15	-	mA
	IDD_TX1	RF TX state (1mW)(*4)	-	13	-	mA
	IDD_TX10	RF TX state (10mW) (*4)	-	24	-	mA
	IDD_TX20	RF TX state (20mW) (*4)	-	34	-	mA

\*1 Power consumption is sum of current consumption of all power supply pins.

\*2 “Typ” value is centre value under condition of VDDIO=3.3V, 25°C.

\*3 The definition of each sleep state is shown in following table.

State.	Register	FIFO	RC Osc. (32kHz)	Low clock timer
Sleep mode 1	ML7406 does not support Sleep mode 1			
Sleep mode 2	Retain	Retain	OFF	-
Sleep mode 3	Retain	Retain	External Input	ON
Sleep mode 4	Retain	Retain	ON	ON

\*4 Current consumption when RF Frequency is 868MHz.

\*5 ( ) means maximum value (reference value) under condition of 25°C.

(Note)

It is inhibited the transition from sleep modes to deep sleep mode in one power supply cycle.

## ●DC characteristics

Item	Symbol	Condition	Min	Typ	Max	Unit
Voltage Input High	VIH1	Digital Input pin	$VDDIO \times 0.75$	-	VDDIO	V
	VIH2	XIN pin	1.35	-	1.5	V
Voltage Input Low	VIL1	Digital Input pin	0	-	$VDDIO \times 0.18$	V
	VIL2	XIN pin	0	-	0.15	V
SchmitTriggerThreshold High Level	VT+	RESETN pin SDI, SCLK, SCEN pins	-	1.2	$VDDIO \times 0.75$	V
		EXT_CLK pin				
SchmitTriggerThreshold Low Level	VT-	RESETN pin SDI, SCLK, SCEN pins	$VDDIO \times 0.18$	0.8	-	V
		EXT_CLK pin				
Input Leakage Current	IiH1	Digital input pins	-1	-	1	$\mu A$
	IiH2	XIN pin	-0.3	-	0.3	$\mu A$
	IiL1	Digital input pins	-1	-	1	$\mu A$
	IiL2	XIN pin	-0.3	-	0.3	$\mu A$
Tri-state output current leakage	IOZH	Digital input pins	-1	-	1	$\mu A$
	IOZL	Digital input pins	-1	-	1	$\mu A$
Voltage Output level H	VOH	IOH=4mA	$VDDIO \times 0.8$	-	VDDIO	V
Voltage Output level L	VOL	IOL=4mA	0	-	0.3	V
Regulator Output voltage	REGMAIN	REG_CORE pin, REG_OUT pin, applicable to all states except SLEEP state	1.4	1.5	1.6	V
	REGSUB	REG_CORE pin Sleep state	0.95	1.3	1.65	V
Pin capacitance	CIN	Input pins	-	6	-	pF
	COUT	Output pins	-	9	-	pF
	CRFIO	RF inout pins	-	9	-	pF
	CAI	Analog input pins	-	9	-	pF

## ●RF characteristics

Modulated Data Rate	: 1.2kbps to 500kbps
Modulation fomats	: 2GFSK/2FSK
Channel spacing	: 60kHz to 1.6MHz

The measurement point is at antenna end specified in the recommended circuits.

## [RF Frequency]

Item	Condition	Min	Typ	Max	Unit
RF frequency	LNA_P, PA_OUT pins	750	-	960	MHz

(Note)

- 1)Frequency range can be adjusted from 750MHz to 960MHz by changing external components parameters.
- 2)If channel frequency is similar frequency range of Integral multiple of the master clock, it may not be able to use this mode. Please refer to the “channel frequency setting” section for detail.

## [TX Characteristics]

Item	Condition	Min	Typ	Max	Unit
TX power	20mW(13dBm) mode	9	13	15	dBm
	10mW(10dBm) mode	6	10	12	dBm
	1mW(0dBm) mode	-4	0	4	dBm
Frequency deviation fine tuning range [Fdev] (*1)		0.025	-	400	kHz
Spurious emission level(10mW mode)	The sencod order harmonic	-	-35	-30	dBm
	The third order harmonic	-	-35	-30	dBm

\*1. Depending on the frequency, max.frequency may be changed.

## [RX Characteristics]

Item	Condition	Min	Typ	Max	Unit
Minimum RX sensinty BER<0.1%	32.768kbps mode	-	-108	-	dBm
	100kbps mode	-	-106	-100	dBm
Maximum RX input level	BER<0.1%	0	-	-	dBm
Minimum energy detection level (ED value)		-	-107	-100	dBm
Energy detection range	Dynamic range	60	70	-	dB
Energy detection accuracy		-6	-	+6	dB
Secondary emission level	Local frequency	-	-63	-57	dBm
	Frequency over 1000MHz	-	-57	-47	dBm

●RC oscillation circuits characteristics


ML7406 has on-chip low speed RC clock generator. For details, please refer to “LSI state transition control/SLEEP setting” section.

Item	Symbol	Condition	Min	Typ	Max	Unit
RCOSC oscillation frequency	FRCOSC		-	44	-	kHz

●SPI interface characteristics

Item	Symbol	Condition	Min	Typ	Max	Unit
SCLK clock frequency	F <sub>SCLK</sub>	Load capacitance CL=20pF	0.032	2	16	MHz
SCEN input setup time	T <sub>SCENSU</sub>		30	-	-	ns
SCEN input hold time	T <sub>SCENH</sub>		30	-	-	ns
SCLK high pulse width	T <sub>SCLKH</sub>		28	-	-	ns
SCLK low pulse width	T <sub>SCLKL</sub>		28	-	-	ns
SDI input setup time	T <sub>SDISU</sub>		5	-	-	ns
SDI input hold time	T <sub>SDIH</sub>		15	-	-	ns
SCEN invert period	T <sub>SCENNI</sub>		200	-	-	ns
SDO output delay time	T <sub>SDODLY</sub>		-	-	22	ns

(Note) All measurement condition for the timings are V<sub>DDIO</sub> \* 20% level and V<sub>DDIO</sub> \* 80% level.



●DIO iInterface characteristics


Item	Symbol	Condition	Min	Typ	Max	Unit
DIO input setup time	TDISU	Load capacitance CL=20pF	1	-	-	μsec
DIO input hold time	TDIH		0	-	-	ns
DIO output hold time	TDOH		20	-	-	ns
DCLK frequency accuracy (*1) (TX)	FDCLK_TX		-clock frequency deviation	-	+clock frequency deviation	kHz
DCLK frequency accuracy (*2) (RX)	FDCLK_RX		-30	-	+30	%
DCLK output duty cycle (TX)	DDCLK_TX		45	-	55	%
DCLK output duty cycle (RX)	DDCLK_RX		30	-	70	%

\*1 If there is no decimal point generated in the TX data rate setting calculation, (see [TX\_RATE\_H: B1 0x02]), master clock frequency deviation is max.and min.of TX DCLK frequency.

\*2 Max.and min.of RX DCLK frequency indicates jitter of recovered clock from RX signal upon synchronization.

(Note)

All timing measurement conditions are  $V_{DDIO} * 20\%$  and  $V_{DDIO} * 80\%$ .






●Power-on characteristics

Item	Symbol	Condition	Min	Typ	Max	Unit
Power-on stable time	TPWON	Power on state (all power pins)	-	-	5	ms

(Note)

All timing measurement conditions are  $V_{DDIO} * 20\%$  and  $V_{DDIO} * 80\%$ .




●Reset characteristics

Item	Symbol	Condition	Min	Typ	Max	Unit
RESETN release delay time (power on period)	TRDL1	All power pins After Power On	150	-	-	ms
RESETN pulse period (start-up from $V_{DDIO}=0V$ )	TRPW1		200	-	-	ns
RESETN pulse period 2(*1) (start-up from $V_{DDIO}\neq 0V$ )	TRPW2	After $V_{DDIO}>1.8V$	150	-	-	ms
RESETN input delay time	TRDL2		1	-	-	$\mu s$
RESETN rising edge delay time	TRRST		-	-	1	ms

(Note)

All timing measurement conditions are  $V_{DDIO} * 20\%$  level and  $V_{DDIO} * 80\%$  level.




(\*1) When starting from  $V_{DDIO}\neq 0V$ , a pulse must be sent to VRESETN after DDIO exceeds 1.8V.

●Deep Sleep mode characteristics

Item	Symbol	Condition	Min	Typ	Max	Unit
REGPDIN rising edge delay time	TRPFD	VDDIO="H"	0	-	-	μs
REGPDIN assert time	TRPPLS	VDDIO="H"	1.2	-	-	ms
REGPDIN release delay time	TRPRD	VDDIO="H"	1.5	-	-	ms

(Note)

All timing measurement conditions are  $V_{DDIO} \times 20\%$  and  $V_{DDIO} \times 80\%$ .



●Clock output characteristics


ML7406 has clock output function. Clock output can be controlled by DMON\_SET([MON\_CTRL: B0 0x4D(3-0)]) and [GPIO<sub>n</sub>\_CTRL: B0 0x4E-0x51] registers (n=0 to 3). Upon reset, clock is output through GPIO1 pin.

Item	Symbol	Condition	Min	Typ	Max	Unit
Clock output frequency	FCLKOUT		0.0064	3.33	26	MHz
Clock output duty cycle (*1)	DCLKOUT	Load capacitance CL=20pF 8.66MHz	33	-	67	%
		All conditions except above	48	50	52	%

\*1 Duty cycle is High:Low = 1:2 , only when 8.66MHz is used. Please refer to [CLK\_OUT: B1 0x01] register.

(Note)

All timing measurement conditions are  $V_{DDIO} \times 20\%$  and  $V_{DDIO} \times 80\%$ .



## ■ Functional Description


### ● Host Interface

#### ○ Serial Peripheral Interface (SPI)

ML7406 has a SPI, which supports slave mode. Host MCU can read/write to the ML7406 registers and on-chip FIFO using MCU clock. Single access mode and burst access mode are also supported.

[Single access mode timing chart]

In write operation, data will be stored into internal register at rising edge of clock which is capturing D0 dat. During write operation, if setting SCEN line to “H”, the data will not be stored into register. For more details of SCEN invert perios, please refer to the “SPI interface characteristics”. After the internal clock is stabilized, the data will be written into the register in synchronization with the internal clock.




[Burst access mode timing chart]

By maintaining SCEN line as “L”, Burst access mode will be active. By setting SCEN line to “H”, exiting from the burst access mode. During burst access mode, address will be automatically incremented. When SCEN line becomes “H” before Clock for D0 is input, data transaction will be aborted.


(Note)

If destination is [WR\_TX\_FIFO: B0 0x7C], [RD\_FIFO: B0 0x7F], address will not be incremented. And continuous FIFO access is possible.


[Write]



(Register write timing)



[Read]



- LSI state transition control

- LSI state transition instruction

State can be controlled from MCU by setting registers below.


State transition command	Instruction
TX_ON	SET_TRX ([RF_STATUS: B0 0x0B(3-0)]) = 0b1001
RX_ON	SET_TRX ([RF_STATUS: B0 0x0B(3-0)]) = 0b0110
TRX_OFF	SET_TRX ([RF_STATUS: B0 0x0B(3-0)]) = 0b1000
Force_TRX_OFF	SET_TRX ([RF_STATUS: B0 0x0B(3-0)]) = 0b0011
SLEEP	SLEEP_EN([SLEEP/WU_SET: B0 0x2D(0)]) = 0b1
VCO_CAL	VCO_CA_LSTART([VCO_CAL_START: B0 0x6F(0)])= 0b1

State can be changed without command from MCU. If one of the following condition is met, state is changed automatically according to the following table. In order to enable these functions, the following registers must be programmed.

Function	Control bit name
Automatic TXON after FIFO write completion (AUTO_TX)	AUTO_TX_EN([RF_STATUS_CTRL: B0 0x0A(4)])
Automatic TXON during FIFO write (FAST_TX)	FAST_TX_EN([RF_STATUS_CTRL: B0 0x0A(5)])
RF state setting after packet transmission completion	TXDONE_MODE([RF_STATUS_CTRL: B0 0x0A(1-0)])
RF state setting after packet reception completion	RXDONE_MODE([RF_STATUS_CTRL: B0 0x0A(3-2)])
Automatic RX_ON/TX_ON by Wake-up time	WAKEUP_MODE([SLEEP/WU_SET: B0 0x2D(6)]) WAKEUP_EN([SLEEP/WU_SET: B0 0x2D(4)])
Automatic VCO calibration after exit from SLEEP	AUTO_VCOCAL_EN([VCO_CAL_START: B0 0x6F(4)])
Automatic SLEEP by Timer	WU_DURATION_EN([SLEEP/WU_SET: B0 0x2D(5)])
Automatic SLEEP by high speed carrier checking mode	FAST_DET_MODE_EN([CCA_CTRL: B0 0x39(3)])
Force_TRX_OFF after PLL unlock detection during TX	PLL_LD_EN([PLL_LOCK_DETECT: B1 0x0B(7)])

○State Diagram

Each state transition control is described in the following state diagram.



[STATE]		—	State transition instruction
DEEP SLEEP	: DEEP SLEEP	- - - - -	Pins control
SLEEP	: SLEEP	←	Normal sequence (state transition)
TRX_OFF/IDLE	: IDLE (TX-RX stand-by)	○	Command from Higher layer state
PLL_WAIT	: PLL stand-by	○	ML7406 Self controlled state transition
TX_ON	: TX ready (TX data waiting)		
TRANSMIT	: TX on-going		
RX_ON	: RX stand-by (RX data waiting)		
RECEIVE	: RX on-going		
VCO_CAL	: VCO calibration		

LSI state diagram

(Note)

The following state transition is inhibited;  
DEEP SLEEP → any state → SLEEP

## ○SLEEP setting

DEEP\_Sleep mode: Powers for all blocks except IO pins are turned off.

Sleep mode: Main regulator and 26MHz oscillation circuits are turned off. But sub-regulator is turned-on.

The following registers can be programmed to control SLEEP state.

Function	Control bit name
Power control	PDN_EN([SLEEP/WU_SET: B0 0x2D(1)])
Wake-up setting	WAKEUP_EN([SLEEP/WU_SET: B0 0x2D(4)])
Wake-up timer clock source setting	WUT_CLK_SOURCE([SLEEP/WU_SET: B0 0x2D(2)])
Internal RC oscillator control	RC32K_EN ([CLK_SET2: B0 0x03(3)])

Setting method and internal state for DEEP\_SLEEP and various SLEEP modes are as follows:

SLEEP mode	Setting method	main regulator	Sub regulator	26MHz oscillator	RC oscillator	Low clock timer	FIFO
DEEP_SLEEP	RESETN pin="L" REGPDIN pin="H"	OFF	OFF	OFF	OFF	OFF	OFF
SLEEP1	not supported	-	-	-	-	-	-
SLEEP2	[SLEEP/WU_SET: B0 0x2D(4-0)] = 0b0_1001 (*2) [CLK_SET2: B0 0x03(3)] = 0b0 (default)	OFF	ON	OFF	OFF(*1)	OFF	ON
SLEEP3	[SLEEP/WU_SET: B0 0x2D(4-0)] = 0b1_1001 (*2) [CLK_SET2: B0 0x03(3)] = 0b0 (default)	OFF	ON	OFF	OFF	ON	ON
SLEEP4	[SLEEP/WU_SET: B0 0x2D(4-0)] = 0b1_1101 (*2) [CLK_SET2: B0 0x03(3)] = 0b1	OFF	ON	OFF	ON	ON	ON

(\*1) Low speed clock is supplied from EXT\_CLK pin.

(\*2) Please set proper value to [SLEEP/WU\_SET: B0 0x2D(3)].

(Note)

Contents of registers are not kept during DEEP\_SLEEP. Contents of registers are kept during SLEEP2,SLEEP3,SLEEP4.

## ○Notes to set RF state

ML7406 is able to change the internal RF state transition autonomously (without commands from MCU) as well as RF state change commands from MCU. (please refer to "LSI state transition instruction"). If both timing of operation (autonomous state and state change from MCU command) overlapped, unintentional RF state may occur. Timing of autonomous state RF change is described in the following table.

Care must be taken not to overlap the conditions.

Function	RF state change (before→after)	RF state transition timing (not from Host MCU command)	Recommended process
Automatic TX	TRX_OFF/RX_ON →TX_ON	After TX data transfer completion interrupt occurs, { value [TX_RATE_H/L:B1 0x02/03]} * 2 / 26}[μs] period.	Write access to [RF_STATUS:B0 0x0B] is possible after RF state transition completion interrupt (INT[3] group1), or move to the state defined by GET_TRX ([RF_STATUS:B0 0x0B(7-4)]).
FAST_TX mode		When FIFO write access exceed trigger level +1, { value [RX_RATE1_H/L:B1 0x04/05]} * 5 / 26}[μs] period.	
RF state setting after TX completion	TX_ON→TRX_OFF	After TX completion interrupt (INT[16] group3), { value [TX_RATE_H/L:B1 0x02/03]} * 2 / 26} [μs] period	
	TX_ON→RX_ON		
	TX_ON→SLEEP		
RF state setting after RX completion	RX_ON→TRX_OFF	After data RX completion interrupt (INT[8] group2), { value [RX_RATE1_H/L:B1 0x04/05]} * 2 / 26}[μs] period	
	RX_ON→TX_ON		
	RX_ON→SLEEP		
Wake-up timer	SLEEP→TX_ON	After wake-up timer completion interrupt (INT[6] group1), 1 clock cycle period defined by WUT_CLK_SET[3:0] ([WUT_CLK_SET:B0 0x2E (3-0)]).	
	SLEEP→RX_ON		
	SLEEP→VCO_CAL →TX_ON	After wake-up timer completion interrupt (INT[6] group1), before VCO calibration completion interrupt (INT[1] group1).	
	SLEEP→VCO_CAL →RX_ON		
Continuous operation timer	TX_ON→SLEEP	After continuous operation timer completion, 1 clock cycle period defined by WUT_CLK_SET[3:0] ([WUT_CLK_SET:B0 0x2E (3-0)]).	
	RX_ON→SLEEP		
High speed carrier checking	RX_ON→SLEEP	After CCA completion interrupt, duration 6.3[μs].	
PLL unlock detection	TX_ON→TRX_OFF	After PLL unlock detection interrupt (INT[2] group1) occurs, duration 147[μs].	Write access to [RF_STATUS:B0 0x0B] is possible 147μs after PLL unlock interrupt (INT[2] group1) detected.



●Packet Handling Function

○Packet format

ML7406 supports Wireless M-BUS frame FormatA/B, and Format C which is non Wireless M-BUS universal format. The following packet handling are supported in FIFO mode or DIO mode

- 1) Preamble and SyncWord automatic insertion (TX) --- DIO/FIFO mode
- 2) Preamble and SyncWord automatic detection (RX) --- DIO/FIFOmode
- 3) Preamble and SyncWord automatic deletion (RX) --- DIO/FIFO mode
- 4) CRC data insertion (TX) --- FIFO mode
- 5) CRC check and error notification (RX) --- DIO/FIFO mode

The following table shws control bits relative with the Packet format function.


Function	Control bit name
Packet formatsetting	PKT_FORMAT[1:0] ((PKT_CTRL1: B0 0x04(1-0)))
IEEE 802.15.4g setting	IEEE802_15_4G_EN ((PKT_CTRL1: B0 0x04(2)))
RX extended link layer mode disable	RX_EXTPKT_OFF ((PKT_CTRL1: B0 0x04(3)))
Data area bit order setting	DAT_LF_EN ((PKT_CTRL1: B0 0x04(4)))
Length area bit order setting	LEN_LF_EN ((PKT_CTRL1: B0 0x04(5)))
Extended link layer mode setting	EXT_PKT_MODE[1:0] ((PKT_CTRL1: B0 0x04(7-6)))
Length field setting	LENGTH_MODE ((PKT_CTRL2: B0 0x05(0)))

(1) Format A (Wireless M-BUS)

By setting PKT\_FORMAT[1:0] ((PKT\_CTRL1: B0 0x04(1-0)))=0b00, Wireless M-BUS Format A is selected.

Format A consists of 1<sup>st</sup> Block, 2<sup>nd</sup> Block and Optional Block(s). Each block has 2 bytes of CRC. “L-field” (1<sup>st</sup> byte of 1<sup>st</sup> Block ) indicates packet length, which includes subsequent user data bytes from “C-field”. However, CRC bytes and postamble are excluded. Depending on “L-field” value, 2<sup>nd</sup> Block and Optional Block(s) are added.

The following [] indicates register address [bank #, address].



\*1: Each mode has different minimum value of n.

\*2: Indicates TX FIFO data storage area size.

\*3: Indicates RX FIFO data storage area size.

\*4: When RXDIO\_CTRL[1:0] ((DIO\_SET: B0 0x0C(7-6)))=0b10, indicates DCLK/DIO output area.


**Extended Link Layer Format**

If “CI-field” (1<sup>st</sup> byte of 2<sup>nd</sup> Block)=0x8C or 0x8D, Extended Link Layer is applied. The packet format is as follows:

(a) CI-field = 0x8C

For TX, if 2 bytes extension format is used, set EXT\_PKT\_MODE[1:0] ([PKT\_CTRL1: B0 0x04(7-6)])=0b01.

For RX, if RX\_EXTPKT\_OFF([PKT\_CTRL1: B0 0x04(3)])=0b0, ML7406 recognizes “CI-field” and RX operation is processed.



\*1: 1st Block is identical to normal Format A..

\*2: Indicates TX FIFO data storage area size.


\*3: Indicates RX FIFO data storage area size.

\*4: When RXDIO\_CTRL[1:0] ([DIO\_SET: B0 0x0C(7-6)])=0b10, indicating DCLK/DIO output area.

(b) CI-field = 0x8D

For TX, if 8 bytes extension format is used, set EXT\_PKT\_MODE[1:0] ([PKT\_CTRL1: B0 0x04(7-6)])=0b10.

For RX, if RX\_EXTPKT\_OFF([PKT\_CTRL1: B0 0x04(3)])=0b0, ML7406 recognizes "CI-field" and RX operation is processed.



\*1: 1<sup>st</sup> Block is identical to normal Format A..

\*2: Indicating TX FIFO data storage area size.

\*3: Indicating RX FIFO data storage area size.


\*4: When RXDIO\_CTRL[1:0] ([DIO\_SET: B0 0x0C(7-6)])=0b10, indicating DCLK/DIO output area.

(2) Format B (Wireless M-BUS)

By setting PKT\_FORMAT([PKT\_CTRL1: B0 0x04(1-0)])=0b01, Wireless M-BUS Format B is selected.

Format B consists of 1st Block, 2nd Block or Optional Block. Each block after 2nd Block has 2 bytes of CRC. "L-field" indicates packet length, which includes subsequent user data bytes from "C-field". However, unlike Format A, CRC bytes are included (Postamble are excluded). Depending on "L-field" value, 2nd Block and Optional Block(s) are added.

The following [] indicates register address [bank #, address].



\*1: Each mode has different minimum value of n.

\*2: Indicates TX FIFO data storage area size.

\*3: Indicates RX FIFO data storage area size.

\*4: When RXDIO\_CTRL[1:0] ([DIO\_SET: B0 0x0C(7-6)])=0b10, indicating DCLK/DIO output area.


Extended Link Layer Format

If “CI-field” (1<sup>st</sup> byte of 2<sup>nd</sup> Block ) = 0x8C or 0x8D, Extended Link Layer is applied. The packet format is as follows:

(a) CI-field = 0x8C

For TX, if 2bytes extension format is used, set EXT\_PKT\_MODE[1:0] ([PKT\_CTRL1: B0 0x04(7-6)])=0b01.

For RX, if RX\_EXTPKT\_OFF([PKT\_CTRL1: B0 0x04(3)])=0b0, ML7406 recognizes “CI-field” and RX operation is processed.



\*1: 1<sup>st</sup> Block is identical to normal Format B..

\*2: Indicating TX FIFO data storage area size.


\*3: Indicating RX FIFO data storage area size.

\*4: When RXDIO\_CTRL[1:0] ([DIO\_SET: B0 0x0C(7-6)])=0b10, indicating DCLK/DIO output area.

(b) CI-field = 0x8D

For TX, if 8 bytes extension format is used, set EXT\_PKT\_MODE[1:0]([PKT\_CTRL1: B0 0x04(7-6)])=0b10.

For RX, if RX\_EXTPKT\_OFF([PKT\_CTRL1: B0 0x04(3)])=0b0, ML7406 recognizes "CI-field" and RX operation is processed.



\*1: 1<sup>st</sup> Block is identical to normal Format B..

\*2: Indicating TX FIFO data storage area size.


\*3: Indicating RX FIFO data storage area size.

\*4: When RXDIO\_CTRL[1:0] ([DIO\_SET: B0 0x0C(7-6)])=0b10, indicating DCLK/DIO output area.

(3) Format C (non Wireless M-BUS, general purpose format)

By setting PKT\_FORMAT([PKT\_CTRL1: B0 0x04(1-0)])=0b10, Format C, which is non Wireless M-BUS format, is selected. Format C consists of 1<sup>st</sup> Block only, which has 2 bytes of CRC. “L-field” indicates packet length, which includes subsequent user data bytes, including CRC bytes. The length of “L-field” is defined by LENGTH\_MODE([PKT\_CTRL2:B0 0x5(0)]. Data Whitening function is supported.

The following [] indicates register address [bank #, address].



\*1 Preamble length (n) is programmable by [TXPR\_LEN\_H/L: B0 0x42/43] registers.

\*2 indicating TX FIFO data storage area size.

\*3 Indicating RX FIFO data storage area size.

\*4 When RXDIO\_CTRL ([DIO\_SET: B0 0x0C(7-6)])=0b10, indicating DCLK/DIO output area.

○CRC function

ML7406 has CRC32,CRC16 and CRC8 function. CRC is calculated and appended to TX data. CRC is checked for RX data. The following modes are used for automatic CRC function.

- FIFO mode: RXDIO\_CTRL ([DIO\_SET: B0 0x0C(7-6)]) = 0b00
- DIO mode: RXDIO\_CTRL ([DIO\_SET: B0 0x0C(7-6)]) = 0b11

Function	Control bit name / Register
TX CRC setting	TX_CRC_EN([PKT_CTRL2: B0 0x05(2)])
RX CRC setting	RX_CRC_EN([PKT_CTRL2: B0 0x05(3)])
CRC length setting	CRC_LEN([PKT_CTRL2: B0 0x05(5-4)])
CRC complement value OFF setting	CRC_COMP_OFF([PKT_CTRL2: B0 0x05(6)])
CRC polynomial setting	[CRC_POLY3/2/1/0: B1 0x16/17/18/19] registers
CRC error status	[CRC_ERR_H/M/L: B0 0x13/14/15] registers


Any CRC polynomials for CRC32/CRC16/CRC8 can be specified. Reset value is as follows:

$$\text{CRC16 polynomial} = x^{16} + x^{13} + x^{12} + x^{11} + x^{10} + x^8 + x^6 + x^5 + x^2 + 1 \quad (\text{reset value})$$

(Note) CRC result data can be inverted by CRC complement value OFF setting,.

CRC data will be generated by the following circuits. By programming [CRC\_POLY3/2/1/0] registers, any CRC polynomials can be supported. Generated CRC will be transfer from the left most bit (S15). If data length is shorter than CRC length (3 bytes of CRC32 only), data “0”s will be added for CRC calculation. CRC check result is stored in [CRC\_ERR\_H/M/L] registers.

Unlike Format C, Format A/B can include multiple CRC fields in one packet. For multiple CRCs check results, CRC value closest to L-field will be stored in CRC\_ERR[0] ([CRC\_ERR\_L:B0 0x15(0)]). Subsequent bit will be stored in CRC\_ERR from MSB order.



(Note) ⊕ :exclusive OR

**CRC polynomial circuits**

General CRC polynomial can be programmed by below [CRC\_POLY3/2/1/0] register setting. CRC length can be set by CRC\_LEN.

CRC polynomial	[CRC_POLY3/2/1/0]				
	(B1 0x16)	(B1 0x17)	(B1 0x18)	(B1 0x19)	
CRC8	$x^8 + x^2 + x + 1$	0x00	0x00	0x00	0x03
CRC16	$x^{16} + x^{12} + x^5 + 1$	0x00	0x00	0x08	0x10
	$x^{16} + x^{15} + x^2 + 1$	0x00	0x00	0x40	0x02
CRC32	$x^{16} + x^{13} + x^{12} + x^{11} + x^{10} + x^8 + x^6 + x^5 + x^2 + 1$	0x00	0x00	0x1E	0xB2
	$x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$	0x02	0x60	0x8E	0xDB




○Data whitening function (non Wireless M-BUS standard)

ML7406 supports Data whitening function. In packet format A/B, subsequent data followed by C-field can be processed data whitening. In packet format C, data Whitening is applied from data field. Data generated by the following 9 bit pseudo random sequence (PN9) will be “XOR” with TX data (encoded data if Manchester or 3-out-of-6 coding is selected) before transmission. Initialization value of the PN9 generation shift register can be defined by [WHT\_INIT\_H/L: B1 0x64/65] registers. PN9 polynomial can be programmed with [WHT\_CFG: B1 0x66] register.

Function	Control bit name
Data Whiteing setting enable	WHT_SET ([DATA_SET2: B0 0x08(0)])
Data Whiteing iniiazation value	WHT_INIT[8:0] ([WHT_INIT_H/L: B1 0x64(0)/65(7-0)])
Whitening polynomia	WHT_CFG[7:0] ([WHT_CFG: B1 0x66(7-0)])

In order to make feedback from S1 register, setting 0b1 to WHT\_CFG0 ([WHT\_CFG: B1 0x66(0)]). Similaly in order to make feedback from S2 register, setting 0b1 to WHT\_CFG1 ([WHT\_CFG: B1 0x66(1)]). Other bits of [WHT\_CFG: B1 0x66] register has same function. Two or more bits can be also set to 0b1. Therefore any type of PN9 polinomial can be programmed.



(Note) ⊕ :exclusive OR

**Whitening data generation circuits**  
(generator polynomial:  $x^9 + x^5 + 1$ )

General PN9 polynomial can be defined by [WHT\_CFG].

PN9 polynomial	WHT_CFG[7:0] [WHT_CFG: B1 0x66]
$x^9 + x^4 + 1$	0x08
$x^9 + x^5 + 1$	0x10

### ○SyncWord detection function

ML7406 supports automatic SyncWord recognition function. By having two sets of SyncWord pattern storage area, it is possible to detect two different packet format (Format A/B) which are defined by Wireless M-Bus. (For details, please refer to Wireless M-BUS standard) Receiving packet format is indicated by SW\_DET\_RSLT([STM\_STATE:B0 0x77(5)]). In Format C, it is possible to search for two SyncWords but detected result is not indicated.

#### 1) TX

SyncWord pattern defined by SYNCWORD\_SEL ([DATA\_SET2: B0 0x08(4)]) will be selected. SyncWord length for TX is defined by SYNC\_WORD\_LEN[5:0] ([SYNC\_WORD\_LEN: B1 0x25(5-0)]). From high bit of each SyncWord pattern will be transmitted.

SYNCWORD_SEL	TX SyncWord pattern
0	SYNC_WORD1[31:0] ([SYNCWORD1_SET3/2/1/0: B1 0x27/28/29/2A])
1	SYNC_WORD2[31:0] ([SYNCWORD2_SET3/2/1/0: B1 0x2B/2C/2D/2E])

#### Example) SyncWord patten and SyncWord length

If the follwing registers are programmed, from higher bit of SYNC\_WORD1[17:0] will be transmitted sequentially.

[SYNC\_WORD\_LEN: B1 0x25]=0x12  
SYNCWORD\_SEL ([DATA\_SET2: B0 0x08(4)]) = 0b0

If the following registers are programmed, from higher bit of SYNC\_WORD2[23:0] will be transmitted sequentially.

[SYNC\_WORD\_LEN: B1 0x25]=0x18  
SYNCWORD\_SEL ([DATA\_SET2: B0 0x08(4)]) = 0b1

#### 2) RX

By setting SYNCWORD\_SEL and 2SW\_DET\_EN ([DATA\_SET2: B0 0x08(4,3)]), One SyncWord pattern waiting or two SyncWord patterns waiting can be selected as follows: Packet format automatic detection is valid if 2SW\_DET\_EN=0b1 and Format A or Fromat B is selected by PKT\_FORMAT[1:0] ([PKT\_CTRL1:B0 0x04(1-0)]).

2SW_DET_EN	SYNCWORD_SEL	SyncWord pattern During Sync Detection	SyncWord Detection operation	Automatic packet format detection	Data process after SyncWord
0	0	SYNC_WORD1[31:0]	Waiting for 1 pattern	no	Process according to each Format setting
0	1	SYNC_WORD2[31:0]	Waiting for 1 pattern	no	Process according to each Format setting
1	-	SYNC_WORD1[31:0] SYNC_WORD2[31:0]	Waiting for 2 patterns	yes	[Format A or Format B setting] If matched with SYNC_WORD1, then process as Format A. If matched with SYNC_WORD2, then process as Format B. [Format C setting] Process as Format C

Length of SyncWord pattern can be defined by SYNC\_WORD\_LEN[5:0] ([SYNC\_WORD\_LEN: B1 0x25(5-0)]). In this case, SyncWord pattern defined by the length from low bit of SYNC\_WORD1[31:0] or SYNC\_WORD2[31:0] will be the pattern for checking.

#### Example) SyncWord length

If the following registers are set, 18 bit of SYNC\_WORD1[17:0] or SYNC\_WORD2[17:0] will be reference pattern for the SyncWord detection. Higher bits (bit31-18) are not checked.

[SYNC\_WORD\_LEN: B1 0x25]=0x12

[SYNC\_WORD\_EN: B1 0x26]=0x0F

32bit SyncWord pattern can be controlled by enabling/disabling by each 8bit, when receiving SyncWord. The following table describes enable/disable control and SyncWord pattern.

[SYNC_WORD_EN] (B1 0x26)	SYNC_WORD*				SyncWord detection operation
	[31:24]	[23:16]	[15:8]	[7:0]	
0000					No SyncWord detection
0001	D.C.(*1)			ON	Only [7:0] are valid. Upon [7:0] detection, SyncWord detection.
0010	D.C.		ON	D.C.	Only [15:8] are valid. Upon [7:0] detection, SyncWord detection.
0011	D.C.		ON	ON	[15:0] are valid. Upon [7:0] detection, SyncWord detection.
0100	D.C.	ON	D.C.		Only [23:16] are valid. Upon [7:0] detection, SyncWord detection.
0101	D.C.	ON	D.C.	ON	[23:16] and [7:0] are valid. Upon [7:0] detection, SyncWord detection.
0110	D.C.	ON	ON	D.C.	[23:8] are valid. Upon [7:0] detection, SyncWord detection.
0111	D.C.	ON	ON	ON	[23:0] are valid. Upon [7:0] detection, SyncWord detection.
1000	ON	D.C.			Only [31:24] are valid. Upon [7:0] detection, SyncWord detection.
1001	ON	D.C.		ON	[31:24] and [7:0] are valid. Upon [7:0] detection, SyncWord detection.
1010	ON	D.C.	ON	D.C.	[31:24] and [15:8] are valid. Upon [7:0] detection, SyncWord detection.
1011	ON	D.C.	ON	ON	[31:24] and [15:0] are valid. Upon [7:0] detection, SyncWord detection.
1100	ON	ON	D.C.		[31:16] are valid. Upon [7:0] detection, SyncWord detection.
1101	ON	ON	D.C.	ON	[31:16] and [7:0] are valid. Upon [7:0] detection, SyncWord detection.
1110	ON	ON	ON	D.C.	[31:8] are valid. Upon [7:0] detection, SyncWord detection.
1111	ON	ON	ON	ON	Whole [31:0] are valid. Upon [7:0] detection, SyncWord detection.

\*1 D.C. stands for Don't Care.

\*2 Preamble pattern can be added to the SyncWord detection conditions by RXPR\_LEN[5:0]([SYNC\_CONDITION1: B0 0x45(5-0)]).

○Field check function


ML7406 has the function of capturing the 9 bytes following L-field (Format A/B: start from C-field, Format C: start from Data-field) in a receiving packet. Based on comparison with the expected data, possible to generate interrupts (Field check function). Field check can be possible with the following register setting. When using this function, RXDIO\_CTRL[1:0] ([DIO\_SET:B0 0x0C(7-6)]) =0b00 (FIFO mode) or 0b11 (data output mode 2) setting is required.

Function	Register
RX data process setting when Field check unmatched	[C_CHECK_CTRL: B0 0x1B(7)]
Field check interrupt setting	[C_CHECK_CTRL: B0 0x1B(6)]
C-field detection enable setting	[C_CHECK_CTRL: B0 0x1B(4-0)]
M-field detection enable setting	[M_CHECK_CTRL: B0 0x1C(3-0)]
A-field detection enable setting	[A_CHECK_CTRL: B0 0x1D(5-0)]
C-field code setting	[C_FIELD_CODE1: B0 0x1E] [C_FIELD_CODE2: B0 0x1F] [C_FIELD_CODE3: B0 0x20] [C_FIELD_CODE4: B0 0x21] [C_FIELD_CODE5: B0 0x22]
M-field code setting	[M_FIELD_CODE1: B0 0x23] [M_FIELD_CODE2: B0 0x24] [M_FIELD_CODE3: B0 0x25] [M_FIELD_CODE4: B0 0x26]
A-field code setting	[A_FIELD_CODE1: B0 0x27] [A_FIELD_CODE2: B0 0x28] [A_FIELD_CODE3: B0 0x29] [A_FIELD_CODE4: B0 0x2A] [A_FIELD_CODE5: B0 0x2B] [A_FIELD_CODE6: B0 0x2C]

The following describes the relation between each comparison code and incoming RX data.

[Format A/B(Wireless M-Bus)]


Field check can be controlled by setting disabled/enabled for each comparison code (1 byte). If all specified Field data (C-field/M-field/A-field) are matched, Field checking matching will be notified. However, if C-field data and C\_FIELD\_CODE5 are matched, even if other Field data (M-field/A-field) are not matched, Field check result will be notified as "match".



Check Field	Comaprison Code	Conditions for match
C-field	C_FIELD_CODE1 or C_FIELD_CODE2 or C_FIELD_CODE3 or C_FIELD_CODE4 or C_FIELD_CODE5	If one of the 5 comparison code is matched
M-field 1 <sup>st</sup> byte	M_FIELD_CODE1 or M_FIELD_CODE2	If one of the 2 comparison code is matched.
M-field 2 <sup>nd</sup> byte	M_FIELD_CODE3 or M_FIELD_CODE4	If one of the 2 comparison code is matched.
A-field	A_FIELD_CODE1/2/3/4/5/6	If comparison codes are matched.

[Format C]

Field check can be controlled by setting disabled/enabled for each comarison code (1 byte). If all specified Field data (specified table below) are matched, Field checking matching will be notified. However, if 1<sup>st</sup> byte of Data field and C\_FIELD\_CODE5 are matched, even if other Field data(from 2<sup>nd</sup> byte of Data field to 9<sup>th</sup> byte of Data field) are not matched, Field check result will be notified as "match".



Check Field	Comparison Code	Conditions for match
Data-field 1 <sup>st</sup> byte	C_FIELD_CODE1 or C_FIELD_CODE2 or C_FIELD_CODE3 or C_FIELD_CODE4 or C_FIELD_CODE5	If one of the 5 comparison code is matched
Data-field 2 <sup>nd</sup> byte	M_FIELD_CODE1 or M_FIELD_CODE2	If one of the 2 comparison code is matched.
Data-field 3 <sup>rd</sup> byte	M_FIELD_CODE3 or M_FIELD_CODE4	If one of the 2 comparison code is matched.
Data-field 4 <sup>th</sup> byte	A_FIELD_CODE1	If comparison code is matched.
Data-field 5 <sup>th</sup> byte	A_FIELD_CODE2	If comparison code is matched.
Data-field 6 <sup>th</sup> byte	A_FIELD_CODE3	If comparison code is matched.
Data-field 7 <sup>th</sup> byte	A_FIELD_CODE4	If comparison code is matched.
Data-field 8 <sup>th</sup> byte	A_FIELD_CODE5	If comparison code is matched.
Data-field 9 <sup>th</sup> byte	A_FIELD_CODE6	If comparison code is matched.

- Packet processing as a result of Field checking  
By setting CA\_RXD\_CLR ([C\_CHECK\_CTRL: B0 0x1B(7)])=0b1, if the result of Field check is unmatched, data packet will be aborted and wait for next packet data.
- Storing number of unmatched packets  
Unmatched packets can be counted up to max. 2047 packets and result are stored in [ADDR\_CHK\_CTR\_H: B1 0x62] and[ADDR\_CHK\_CTR\_L: B1 0x63]. This count value can be cleared by STATE\_CLR4 ([STATE\_CLR: B0 0x16(4)]).

### ○FIFO control function

ML7406 has on-chip TX\_FIFO(64Byte) and RX\_FIFO(64Byte). As TX/RX\_FIFO do not support multiple packets, packet should be processed one by one. If RX\_FIFO keeps RX packet and next RX packet is received, RX\_FIFO will be overwritten. It applies to TX\_FIFO as well. However TX\_FIFO access error interrupt (INT[20] group3) will be generated. When receiving, RX data is stored in FIFO (byte by byte) and the host MCU will read RX data through SPI. When transmitting, host MCU write TX data to TX\_FIFO through SPI and transmitting through RF.

Writing or reading to FIFO is through SPI with burst access. TX data is written to [WR\_TX\_FIFO: B0 0x7C] register. RX data is read from [RD\_FIFO: B0 0x7F] register. Continuous access increments internal FIFO counter automatically. If FIFO access is suspended during write or read operation, address will be kept until the packet will be process again. Therefore, when resuming FIFO access, next data will be resumed from the suspended address.

FIFO control register are as follows:

Function	Register
TX FIFO Full level setting	[TXFIFO_THRH: B0 0x17]
TX FIFO Empty level setting	[TXFIFO_THRL: B0 0x18]
RX FIFO Full level setting	[RXFIFO_THRH: B0 0x19]
RX FIFO Empty level setting	[RXFIFO_THRL: B0 0x1A]
FIFO readout setting	[FIFO_SET: B0 0x78]
RX FIFO data usafe status indication	[RX_FIFO_LAST: B0 0x79]
TX packet Length setting	[TX_PKT_LEN_H/L: B0 0x7A/7B]
RX packet Length setting	[RX_PKT_LEN_H/L: B0 0x7D/7E]
TX FIFO	[WR_TX_FIFO: B0 0x7C]
FIFO read	[RD_FIFO: B0 0x7F]

TX – RX procedure using FIFO are as follows:

#### [TX]

- i) TX data L-field value is set to [TX\_PKT\_LEN\_H: B0 0x7A], [TX\_PKT\_LEN\_L: B0 0x7B] register. If Length is 1 byte, [TX\_PKT\_LEN\_L] register will be transmitted.  
Length can be set to LENGTH\_MODE([PKT\_CTRL2: B0 0x05(0)]).
- ii) TX data is written to [WR\_TX\_FIFO: B0 0x7C] register.

#### (Note)

1. If TX\_FIFO write sequence is aborted during transmission, STATE\_CLR0 [STATE\_CLR: B0 0x16(0)] (TX FIFO pointer clear) must be issued. Otherwise data pointer is kept in the LSI and the next packet is not processed properly. For example, TX\_FIFO access error interrupt (INT[20] group3) is generated. This interrupt can be generated when the next packet data is writren to the TX\_FIFO before transmitting previous packet data or TX\_FIFO overrun (FIFO is written when no TX\_FIFO space) or underrun (attempt to transmit when TX\_FIFO is empty)
2. Depending on the packet format, TX data Length value is different.
  - Format A: Length includes data area excluding L-field and CRC data.
  - Format B: Length includes data area excluding L-field.
  - Format C: Length includes data area excluding L-field.

#### [RX]

- i) L-field (Length) is read from [RX\_PKT\_LEN\_H: B0 0x7D], [RX\_PKT\_LEN\_L: B0 0x7E] registers.
- ii) Reading RX data from RX\_FIFO. When reading from RX\_FIFO, set FIFO\_R\_SEL([FIFO\_SET: B0 0x78(0)])= 0b0. If FIFO\_R\_SEL=0b1, TX\_FIFO will be selected. Data usage value of RX\_FIFO is indicated by [RX\_FIFO\_LAST: B0 0x79] register.

(Note)


1. If reading FIFO data is terminated before reading all data, STATE\_CLR1 [STATE\_CLR: B0 0x16(1)] (RX FIFO pointer clear) must be issued. Otherwise If RX\_FIFO is not cleared, the pointer controlling FIFO data keeps the same status. Next RX data will not be processed in the FIFO properly.  
For example, when RX\_FIFO access error interrupt (INT[12] group2) is generated. This interrupt occurs when RX\_FIFO overrun (data received when no space in RX\_FIFO) or underrun (reading empty RX\_FIFO).
2. If 1 packet data is kept in the RX\_FIFO, next RX data will be overwritten.

IF TX/RX pack is larger than FIFO size, FIFO access can be controlled by FIFO-Full trigger or FIFO-Empty trigger.

### (1) TX FIFO usage notification function

This function is to notice TX\_FIFO usage to the MCU using interrupt (SINTN). If TX\_FIFO usage (un-transmitted data in TX\_FIFO) exceed the Full level threshold set by [TXFIFO\_THRH: B0 0x17] register, interrupt will generate as FIFO-full interrupt (INT[5] group1). If TX\_FIFO usage is smaller than Empty level threshold set by [TXFIFO\_THRL: B0 0x18] register, FIFO-Empty interrupt will generate as FIFO-Empty interrupt (INT[4] group1). Interrupt signal (SINTN) can be output from GPIO\* or EXT\_CLK pin.

For output setting, please refer to [GPIO1\_CTRL: B0 0x4E], [GPIO1\_CTRL: B0 0x4F], [GPIO2\_CTRL: B0 0x50], [GPIO3\_CTRL: B0 0x51], [EXTCLK\_CTRL: B0 0x52] registers for output setting.



### (Reference Sequence)

1. Set Full level threshold and Empty level threshold. Each threshold should be set as TXFIFO\_THRH[5:0] ([TXFIFO\_THRH: B0 0x17(5-0)]) > TXFIFO\_THRL[5:0] ([TXFIFO\_THRL: B0 0x18(5-0)]). And enabling Full level threshold by TXFIFO\_THRH\_EN ([TXFIFO\_THRH: B0 0x17(7)]=0b1).
2. Enabling FAST\_TX mode by FAST\_TX\_EN ([RF\_STATUS\_CTRL: B0 0x0A(5)]=0b1) and start writing TX data to the TX\_FIFO [WR\_TX\_FIFO: B0 0x7C] until FIFO-Full interrupt (INT[5] group1) occurs.
3. After FIFO-Full interrupt is generated, Clear the interrupt. Then disabling Full level threshold (TXFIFO\_THRH\_EN=0b0) and enabling Empty level threshold (TXFIFO\_THRL\_EN ([TXFIFO\_THRL: B0 0x18(7)]=0b1).
4. After FIFO-Empty interrupt (INT[4] group1) is generated, Clear the interrupt. Then disabling Empty level threshold (TXFIFO\_THRL\_EN=0b0) and enabling Full level threshold (TXFIFO\_THRH\_EN=0b1). Then resume writing TX data to the TX\_FIFO until next FIFO-Full interrupt occurs.
5. Repeat 3.-4. until completion of TX.




(Note)

When skip disabling threshold level at sequece 3. or 4., depending on TX data read (PHY block) and TX\_FIFO write timing through SPI, in the middle of TX\_FIFO writing, unwillling FIFO-Full interrupt or FIFO-Empty interrupt may occurs.

## (2) RX FIFO usage notification function

This function is to notify RX\_FIFO usage amount by using interrupt (SINTN) to the MCU. If RX\_FIFO usage (un-read data in RX\_FIFO) exceed Full level threshold defined by [RXFIFO\_THRH: B0 0x19] register, interrupt will generate as FIFO-Full interrupt (INT[5] group1). After MCU read RX data from RX\_FIFO, un-read amount become smaller than Empty level threshold defined by [RXFIFO\_THRL: B0 0x1A] register, interrupt will generated as FIFO-Empty (INT[4] group1). Interrupt signal (SINTN) can be output from GPIO\* or EXT\_CLK.

For output setting, please refer to [GPIO1\_CTRL: B0 0x4E], [GPIO1\_CTRL: B0 0x4F], [GPIO2\_CTRL: B0 0x50], [GPIO3\_CTRL: B0 0x51], [EXTCLK\_CTRL: B0 0x52] registers.



## (Reference Sequence)

1. Set Full level threshold and Empty level threshold. Each threshold should set as RXFIFO\_THRH[5:0] ([RXFIFO\_THRH: B0 0x19(5-0)]) > RXFIFO\_THRL[5:0] ([RXFIFO\_THRL: B0 0x1A(5-0)]). And enabling Full level threshold by RXFIFO\_THRH\_EN([RXFIFO\_THRH: B0 0x19(7)]=0b1).
2. After issuing RX\_ON, wait FIFO-Full interrupt (INT[5] group1) generation.
3. After FIFO-Full interrupt is generated, Clear the interrupt. Then disabling Full level threshold (RXFIFO\_THRH\_EN=0b0) and enabling Empty level threshold (RXFIFO\_THRL\_EN([RXFIFO\_THRL: B0 0x1A(7)]=0b1). And start reading RX data from RX\_FIFO [RD\_FIFO: B0 0x7F].
4. After FIFO-Empty interrupt (INT[4] group1) is generated, Clear the interrupt. Then disabling Empty level threshold (RXFIFO\_THRL\_EN=0b0) and enabling Full level threshold (RXFIFO\_THRH\_EN=0b1). Then resume writing TX data to the TX\_FIFO until next FIFO-Full interrupt occurs.
5. Repeat 3.-4. until completion of RX data read out.

(Note)

When skip disabling threshold level at sequece 3. or 4., depending on RX data write (PHY block) and RX\_FIFO read timing through SPI, in the middle of RX\_FIFO reading, unwillling FIFO-Full interrupt or FIFO-Empty interrupt may occurs.

oDIO function

Using GPIO0-3, EXT\_CLK or SDI/SDO pins, TX/RX data can be input/output. Pins can be configured by [GPIO\*\_CTRL: B0 0x4E/0x4F/0x50/0x51], [EXTCLK\_CTRL: B0 0x52] and [SPI/EXT\_PA\_CTRL: B0 0x53] registers.

Data format for TX/RX are as follows:

TX --- TX data (NRZ or Manchester/3-out-of-6coding) will be input.

RX --- pre-decoded RX data or decoded RX data will be output. (selectable by [DIO\_SET: B0 0x0C] register)

DIO function registers are as follows:

Function	Registers
DIO RX data output start setting	[DIO_SET: B0 0x0C(0)]
DIO RX completion setting	[DIO_SET: B0 0x0C(2)]
TX DIO mode setting	[DIO_SET: B0 0x0C(5-4)]
RX DIO mode setting	[DIO_SET: B0 0x0C(7-6)]

(1) In case of using GPIO\*, EXT\_CLK pins


If GPIO0-3 or EXT\_CLK pins are used as DCLK/DIO, DCLK/DIO should be controlled as follow. (below DIO/DCLK vertical line part indicate output or input period)

[TX]

i) Continuous input mode (from host)

Set TXDIO\_CTRL[1:0] ([DIO\_SET: B0 0x0C(5-4)]) =0b01.

After TX\_ON(SET\_TRX[3:0]([RF\_STATUS: B0 0x0B(3-0)])=0x9), DCLK is output continuously. At falling edge of DCLK, TX data is input from DIO pin. TX data must be encoded data.




(Note) For details of timing, please refer to the “TX” in the “Timing Chart”.

ii) Data input mode (from host)

Set TXDIO\_CTRL[1:0] ([DIO\_SET: B0 0x0C(5-4)]) =0b10.

After TX\_ON, DCLK is output during data input period after SyncWord. TX data is input at falling edge of DCLK through DIO input. Encoded TX data must be transferred from the host. Preamble and SyncWord is generated automatically according to the registers setting.




Preamble can be set by PB\_PAT([DATA\_SET1: B0 0x07(7)] and TXPR\_LEN[15:0] ([TXPR\_LEN\_H/L: B0 0x42/43]). SyncWord can be set by SYNCWORD\_SEL([DATA\_SET1: B0 0x08(4)], SYNCWORD\_LEN[5:0] ([SYNC\_WORD\_LEN: 1 0x25(5-0)]), SYNC\_WORD\_EN\* ([SYNC\_WORD\_EN: B1 0x26(3-0)]), SYNC\_WORD1[31:0] ([SYNCWORD1\_SET3/2/1/0: B1 0x27/28/29/2A]), SYNC\_WORD2[31:0] ([SYNCWORD2\_SET3/2/1/0: B1 0x2B/2C/2D/2E]).

[RX]

i) Continuous output mode (to host)

Set RXDIO\_CTRL[1:0] ([DIO\_SET: B0 0x0C(7-6)])=0b01.

After RX\_ON(SET\_TRX[3:0] ([RF\_STATUS: B0 0x0B(3-0)])=0x6), DCLK is output continuously. RX data (demodulated data) is output from DIO pin at falling edge of DCLK. RX data is not stored in RX\_FIFO.




(Note) For details of timing, please refer to the “RX” in the “Timing Chart”.

ii) Data output mode 1 (to host)

Set RXDIO\_CTRL[1:0] ([DIO\_SET: B0 0x0C(7-6)])=0b10.


After SyncWord detection, RX data is buffered in RX\_FIFO. RX data buffering will continue until RX sync signal (SYNC) becomes "L". By setting DIO\_START ([DIO\_SET: B0 0x0C(0)])=0b1, top data of buffered data will be output through DIO interface (DIO/DCLK). (RX data is output at falling edge of DCLK). However, if DIO\_START setting is done after 64 byte timing, the top byte will be over written. If all buffered data is output until SYNC becomes "L", RX completion interrupt (INT[8] group 2) will be generated. After RX completion, ready to receive next packet.



(Note)

1. RX data buffering in RX\_FIFO is accessed byte by byte. DIO\_START should be issued after 1 byte access time upon SyncWord detection.
2. This mode does not process L-field. Field checking function is not supported.

If DIO\_START is issued before SyncWord detection, data is not buffered in RX\_FIFO and RX data after SyncWord detection will be output at falling edge of DCLK. In order to complete RX before SYNC becomes "L", DIO RX completion setting (DIO\_RX\_COMPLETE([DIO\_SET: B0 0x0C(2)])=0b1) is necessary. After DIO\_RX\_COMPLETE setting, ready to receive the next packet.




iii) Data output mode 2 (to host)

Set RXDIO\_CTRL[1:0] ([DIO\_SET: B0 0x0C(7-6)])=0b11.

Only Data-field of RX data is buffered in RX\_FIFO. RX data indicated by L-field is stored in RX\_FIFO. By DIO\_START([DIO\_SET: B0 0x0C(0)])=0b1, top data of buffered data will be output through DIO interface (DIO/DCLK). (RX data is output at falling edge of DCLK).

However, if DIO\_START setting is done after 64 byte timing, the top byte will be overwritten. If all data indicated by L-field is output, RX completion interrupt (INT[8] group2) will be generated. After RX completion, ready to receive next packet. Length information is stored in [RX\_PKT\_LEN\_H/L: B0 0x7D/7E] registers. This mode support field check function.



(Note)

RX data buffering in RX\_FIFO is byte by byte access. DIO\_START should be issued after elapsed time from SyncWord detection to L-field length + over 1byte access time.

(2) In case of using SDI/SDO pin (sharing with SPI interface)


If SDI and SDO pins are used DCLK/DIO, DCLK/DIO is controlled as follow. (below DIO/DCLK vertical line part indicate output or input.) Both SDO\_CFG and SDI\_CFG ([SPI/EXT\_PA\_CTRL:B0 0x53 (5,4)]) should be set 0b1.

[TX]

i) Continuous input mode (from host)

Set TXDIO\_CTRL[1:0] ([DIO\_SET: B0 0x0C(5-4)])=0b01

After TX\_ON(SET\_TRX[3:0] ([RF\_STATUS: B0 0x0B(3-0)])=0x9), during SCEN pin is "H", DCLK is output from SDO pin. TX data can be input from SDI pin at falling edge of DCLK. TX data must be encoded data. After TRX\_OFF is issued (SET\_TRX[3:0] ([RF\_STATUS: B0 0x0B(3-0)])=0x8), input data from DIO pin are not valid. During DCLK output, if SCEN pin becomes "L", DCLK output will stop. (SPI access has priority)




(Note)

Not to access SPI until TX completion. During packet transmission, if SPI access is attempted by the host, TX data error can be expected.

ii) Data input mode (from host)

Set TXDIO\_CTRL[1:0] ([DIO\_SET: B0 0x0C(5-4)])=0b10.

After TX\_ON, when SCEN is "H", DCLK is output from SDO pin during data input period after SyncWord. At falling edge of DCLK, TX data should be input to SDI from the host. After TRX\_OFF is issued (SET\_TRX[3:0] ([RF\_STATUS: B0 0x0B(3-0)])=0x8), TX data/clock input/output are invalid. During DCLK output period, if SCEN becomes "L", DCLK output will stop. (SPI access has a priority)



(Note)


Not to access SPI until TX completion. During packet transmission, if SPI access is attempted by the host, TX data error can be expected.

[RX]

i) Continuous output mode (to host)

Set RXDIO\_CTRL[1:0] ([DIO\_SET: B0 0x0C(7-6)])=0b01.

After RX\_ON (SET\_TRX[3:0]([RF\_STATUS: B0 0x0B(3-0)])=0x6) issued, during SCEN is "H" period, DCLK is output from SDO pin, RX data is output from SDI pin at falling edge of DCLK. After TRX\_OFF issuing(SET\_TRX[3:0] ([RF\_STATUS: B0 0x0B(3-0)])=0x8), DCLK/DIO output will stop. Even if DCLK/DIO are output, when SCEN becomes "L", DCLK/DIO will stop. (SPI access has a higher priority)



(Note)


Not to access SPI until RX completion. During packet reception, if SPI access is attempted by the host, RX data error can be expected. It is recommended

ii) Data output mode 1 or data output mode 2 (to host)

Set RXDIO\_CTRL[1:0] ([DIO\_SET: B0 0x0C(7-6)])=0b10/11

After RX\_ON, RX data upon SyncWord (output mode 1) or RX data upon L-field (output mode 2) is buffered in RX\_FIFO. During SCEN is "H", by DIO\_START([DIO\_SET: B0 0x0C(0)])=0b1, top data of buffered data will be output through DIO interface (DIO/DCLK). (RX data is output at falling edge of DCLK). Other output condition is same as the case of using GPIO:/ECT\_CLK pins. After TRX\_OFF issuing, DCLK/DIO output will stop. Even during DCLK/DIO are output period, if SCEN becomes "L", DCLK/DIO output will stop. (SPI access has a priority)

(In case of data output mode1)



(Note)


Not to access SPI until RX completion. During packet reception, if SPI access is attempted by the host, RX data error can be expected.

(3) DCLK output method


In Data output mode 2, decoded data is output. Therefore, The DCLK output section in a output interval changes with the coding method. DCLK output section is as follows.

In othe modes, undecoded data is input or output. DCLK is output continuously. Then, it is not depend on the coding method.

i) Data output mode 2




ii) TX continuous input mode or RX continuous mode



(\*) The nubner of cycle per 1 byte  
 NRZ : 8 cycle  
 Manchester : 16 cycle  
 3 out of 6 : 12 cycle

iii) TX Data input mode / RX Data output mode1



TX: The timing during transmitting  
 the last 2 bit SyncWord  
 RX: DIO\_START issue

(\*) The nubner of cycle per 1 byte  
 NRZ : 8 cycle  
 Manchester : 16 cycle  
 3 out of 6 : 12 cycle

## ●Timer Function

### ○Wake-up timer

ML7406 has automatic wake-up function using wake-up timer. The following operations are possible by using wake-up timer.

- Upon timer completion, automatically wake-up from SLEEP state. After wake-up operation can be selected as RX\_ON state or TX\_ON state by WAKEUP\_MODE ([SLEEP/WU\_SET: B0 0x2D(6)]).
- By setting WUT\_1SHOT\_MODE ([SLEEP/WU\_SET: B0 0x2D(7)]), continuous wake-up operation (interval operation) or one shot operation can be selected
- In interval operation, if RX\_ON /TX\_ON state is caused by wake-up timer, continuous operation timer is in operation..
- After moving to RX\_ON state by wake-up timer, when continuous operation timer completed, move to SLEEP state automatically. However, if SyncWord is detected before timer completion, RX\_ON state will be maintained. In this case, ML7406 does not go back to SLEEP state automatically. SLEEPsetting (SLEEP\_EN[SLEEP/WU\_SET: B0 0x2D(0)])=0b1 is necessary to go back to SLEEP state. However if RXDONE\_MODE[1:0]([RF\_STATUS\_CTRL:B0 0x0A(3-2)])=0b11, after RX completion, move to SLEEP state automatically.
- After moving to TX\_ON state by wake-up timer, when continuous operation timer completed, go back to SLEEPstate automatically.
- After wake-up by combining with high speed carrier checking mode, CCA is automatically performed, if IDLE is detected, able to move to SLEEP state immediately. For details, please refer to the “(3) high speed carrier detection mode”.
- By setting WU\_CLK\_SOURCE ([SLEEP/WU\_SET:B0 0x2D(2)]), clock source for wake-up timer are selectable from EXT\_CLK pin or on-chip RC OSC.

Wake-up interval, wake-up timer interval and continuous operation timer can be calculated in the following formula.

$$\text{Wake-up interval [s]} = \text{Wake-up timer interval [s]} + \text{Continuous operation timer [s]}$$

$$\begin{aligned} \text{Wake-up timer interval [s]} &= \text{Wake-up timer clock cycle} * \\ &\quad \text{Division setting ([WUT_CLK_SET: B0 0x2E(3-0)])} * \\ &\quad \text{Wake-up timer interval setting ([WUT_INTERVAL_H/L: B0 0x2F/0x30])} \end{aligned}$$

$$\begin{aligned} \text{Continuous operation timer [s]} &= \text{Wake-up timer clock cycle} * \\ &\quad \text{Division setting ([WUT_CLK_SET: B0 0x2E(7-4)])} * \\ &\quad \text{Continuous operation timer setting ([WU_DURATION: B0 0x31])} \end{aligned}$$

### (Note)

- In case of moving to TX\_ON state after wake-up, move to SLEEP state when timer completed even in the middle of transmission. Continuous operation timer should be set in such manner that timer completing after TX completion.
- WUDT\_CLK\_SET[3:0] ([WUT\_CLK\_SET: B0 0x2E(7-4)]) and WUT\_CLK\_SET[3:0] ([WUT\_CLK\_SET: B0 0x2E(3-0)]) can be set independently.
- Minimum value for wake-up timer interval setting ([WUT\_INTERVAL\_H/L: B0 0x2F/0x30]) is 0x02. And minimum value for continuous operation timer setting ([WU\_DURATION: B0 0x31]) is 0x01.
- Be noted that the SyncWord detection is not issued when in DIO mode with RXDIO\_CTRL([DIO\_SET: B0 0x0C(7-6)])=0b01. Therefore, when continuous operation timer completed, forcibly move to SLEEP state.




(1) Interval operation

[RX]

After wake-up, RX\_ON state. If continuous operation timer completed before SyncWord detection, automatically return to SLEEP state. If SyncWord detected, continue RX\_ON. After RX completion, continue operation defined by RXDONE\_MODE[1:0] ([RF\_STATUS\_CTRL: B0 0x0A(3-2)]).

[SLEEP/WU\_SET: B0 0x2D(6-4)]=0b011




[TX]

After wake-up, TX\_ON state. After TX completion, continue operation defined by TXDONE\_MODE[1:0] ([RF\_STATUS\_CTRL: B0 0x0A(1-0)]).

If continuous operation timer completed, automatically return to SLEEP state. So continuous operation timer has to be set so that timer completion occur after TX completion.

[SLEEP/WU\_SET: B0 0x2D(6-4)]=0b111




(2) 1 shot operation

[RX]

After wake-up timer completion, move to RX\_ON state. And continue RX\_ON state. Move to SLEEP state by SLEEP command. If wake-up timer interval ([WUT\_INTERVAL\_H/L: B0 0x2F/0x30]) is maintained, after re-issuing SLEEP command, 1 shot operation will be activated again. If RX completed during RX\_ON, continue operation defined by RXDONE\_MODE[1:0] ([RF\_STATUS\_CTRL: B0 0x0A(3-2)]) . Same manner in TX\_ON state.

[SLEEP/WU\_SET: B0 0x2D(7-4)]=0b1011




(3) Combination with high speed carrier detection

[Interval operation]

After wake-up timer completion, move to RX\_ON state. Then perform CCA. If no carrier detected, automatically move to SLEEP state. If carrier detected, maintaining RX\_ON state and perform SyncWord detection. If continuous operation timer completed before SyncWord detection, automatically move to SLEEP state. And If SyncWord detected, continue RX\_ON state state.

[SLEEP/WU\_SET: B0 0x2D(7-4)]=0b0011


FAST\_DET\_MODE\_EN([CCA\_CTRL: B0 0x39(3)])=0b1



[1 shot operation]

After wake-up timer completion, move to RX\_ON state. And perform CCA to check carrier. If no carrier detected, go back to SLEEP state automatically. After wake-up timer completion, wake-up to check the carrier again. If carrier is detected, continue RX state. Able to go back to SLEEP by setting SLEEP parameters.

[SLEEP/WU\_SET: B0 0x2D(7-4)]=0b1011  
 FAST\_DET\_MODE\_EN([CCA\_CTRL: B0 0x39(3)])=0b1



○General purpose timer

ML7406 has general purpose timer. 2 channel of timer are able to function independently. Clock sources, timer setting can be programmed independently. When timer is completed, General purpose timer 1 interrupt (INT[22] group3) or General purpose timer 2 interrupt (INT[23] group3) will be generated.

General timer interval can be programmed as the following formula.

$$\text{General purpose timer interval[s]} = \text{general purpose timer clock cycle} * \text{Division setting ([GT_CLK_SET: B0 0x33])} * \text{General purpose timer interval setting ([GT1_TIMER: B0 0x34] or [GT2_TIMER: B0 0x35])}$$

By setting GT2/1\_CLK\_SOURCE ([GT\_SET: B0 0x32(5,1)]), clock sources for general purpose timer can be selectable from wake-up timer clock or 2MHz.

●Frequency Setting Function

○Channel frequency setting

Maximum 256 channels can be selected (CH#0 -CH#255) by the following registers.

Frequency		Register
CH#0 frequency	TX	[TXFREQ_I: B1 0x1B], [TXFREQ_FH: B1 0x1C], [TXFREQ_FM: B1 0x1D] and [TXFREQ_FL: B1 0x1E]
	RX	[RXFREQ_I: B1 0x1F], [RXFREQ_FH: B1 0x20], [RXFREQ_FM: B1 0x21] and [RXFREQ_FL: B1 0x22]
Channel space	-	[CH_SPACE_H: B1 0x23] and [CH_SPACE_L: B1 0x24]
Channel setting	-	[CH_SET: B0 0x09]


(1) Channel frequency setting overview

[Channel frequency setting]

Using above registers, channel frequency is defined as following formula.

$$\text{Channel frequency} = \text{i) CH\#0 frequency} + \text{ii) channel space} * \text{iii) channel setting}$$

[Channel frequency allocation image]



(Note)


The channel frequency to be selected must meet the following conditions. If the following conditions cannot be met, please change channel #0 frequency or use other channels. If this formula cannot be met, expected frequency is not functional or PLL may not be locked.

$$\text{TX: } (F_{MCK1} * n + 500\text{kHz}) \leq \text{channel frequency} \leq (F_{MCK1} * (n+1) - 500\text{kHz})$$

$$\text{RX: } (F_{MCK1} * n + 2.2\text{MHz}) \leq \text{channel frequency} \leq (F_{MCK1} * (n+1))$$

$F_{MCK1}$ : Master clock frequency  
 n = integer

- Unusable Frequency
- Usable Frequency



[Calculation example of above “A” range]

Condition: Master clock 26MHz, n=33

TX:  $(26 \times 33 + 0.5) \text{MHz} \leq \text{channel frequency to be used} \leq (26 \times (33 + 1) - 0.5)$

→  $858.5 \text{MHz} \leq \text{channel frequency to be used} \leq 883.5 \text{MHz}$

RX:  $(26 \times 33 + 2.2) \text{MHz} \leq \text{channel frequency to be used} \leq (26 \times (33 + 1) - 2.2)$

→  $860.2 \text{MHz} \leq \text{channel frequency to be used} \leq 881.8 \text{MHz}$

(Note)

“CH#0 frequency (Hz)” and “channel space (Hz)” may have error (Hz). Then the “channel frequency error (Hz)” is defined as following formula.

$$\text{Channel frequency error (Hz)} = \text{CH\#0 frequency error (Hz)} + \text{channel space error (Hz)} * \text{channel setting}$$

When changing “channel frequency” by setting “channel setting” without “CH#0 frequency” change, the “channel frequency error” will become larger than by setting both “CH#0 frequency” and “channel setting”. If the “channel frequency error” is larger than expectation, please consider to change “CH#0 frequency”.

## (2) Channel #0 frequency setting

TX frequency can be set by [TXFREQ\_I: B1 0x1B], [TXFREQ\_FH: B1 0x1C], [TXFREQ\_FM: B1 0x1D] and [TXFREQ\_FL: B1 0x1E]. RX frequency can be set by [RXFREQ\_I: B1 0x1F], [RXFREQ\_FH: B1 0x20], [RXFREQ\_FM: B1 0x21] and [RXFREQ\_FL: B1 0x22].

Channel #0 frequency setting value can be calculated using the following formula.

$$I = \frac{f_{rf}}{f_{ref}} \quad (\text{Integer part})$$

$$F = \left\{ \frac{f_{rf}}{f_{ref}} - I \right\} \cdot 2^{20} \quad (\text{Integer part})$$

Here

- $f_{rf}$  :channel #0 frequency  
 $f_{ref}$  :PLL reference frequency (=master clock frequency:  $F_{MCK1}$ )  
 $I$  :Integer part of frequency setting  
 $F$  :Fractional part of frequency setting

$I$  (Hex) is set to [TXFREQ\_I: B1 0x1B], [RXFREQ\_I: B1 0x1F] registers.

$F$  (Hex.) is set to the following registers.

For TX, from MSB, set in order of [TXFREQ\_FH: B1 0x1C], [TXFREQ\_FM: B1 0x1D], [TXFREQ\_FL: B1 0x1E] registers.

For RX, from MSB, set in order of [RXFREQ\_FH: B1 0x20], [RXFREQ\_FM: B1 0x21], [RXFREQ\_FL: B1 0x22] registers.

Frequency error ( $f_{err}$ ) is calculated as follows :

$$f_{err} = \left\{ I + \frac{F}{2^{20}} \right\} \cdot f_{ref} - f_{rf}$$

[Example]

When set TX channel #0 frequency to 868MHz (master clock 26MHz), the calculations are as follows.

$$I = \frac{868MHz}{26MHz} (\text{Integer part}) = 33(0x21)$$

$$F = \left\{ \frac{868MHz}{26MHz} - I \right\} \cdot 2^{20} (\text{Integer part}) = 403298(0x062762)$$

[TXFREQ\_I: B1 0x1B] = 0x21  
 [TXFREQ\_FH: B1 0x1C] = 0x06  
 [TXFREQ\_FM: B1 0x1D] = 0x27  
 [TXFREQ\_FL: B1 0x1E] = 0x62

Frequency error  $f_{err}$  is as follows:

$$f_{err} = \left\{ 33 + \frac{403298}{2^{20}} \right\} \cdot 26MHz - 868MHz = -11.45Hz$$

## (3) Channel space setting

Channel space can be set by [CH\_SPACE\_H: B1 0x23], [CH\_SPACE\_L: B1 0x24] registers. Hexadecimal values calculated in the following formula should be set to [CH\_SPACE\_H: B1 0x23], [CH\_SPACE\_L: B1 0x24] registers. (MSB->LSB order)

Channel space is from the center frequency of given channel to adjacent channel center frequency.

Channel space setting value can be calculated using the following formula:

$$CH\_SPACE = \left\{ \frac{f_{sp}}{f_{ref}} \right\} \cdot 2^{20} \quad (\text{Integer part})$$

Here

$CH\_SPACE$  : Channel space setting

$f_{sp}$  : Channel space [MHz]

$f_{ref}$  : PLL reference frequency (=master clock frequency :  $F_{MCK1}$ )

[Example]

When set channel space to 60kHz (master clock 26MHz), the calculation is as follows.

$$CH\_SPACE = \left\{ \frac{0.06MHz}{26MHz} \right\} \cdot 2^{20} \quad (\text{Integer part}) = 2419 \quad (0x0973)$$

[CH\_SPACE\_H: B1 0x23] = 0x09

[CH\_SPACE\_L: B1 0x24] = 0x73

### ○IF frequency setting

In order to support various data rate, RX filters have to be optimised. The RX filter can be selected according to the IF frequency. IF frequency is set by [IF\_FREQ\_H: B0 0x54],[IF\_FREQ\_L: B0 0x55] registers. IF frequency corresponds to each data rate must be selected as below.

	Data rate			
	4.8kbps	32.768kbps	50kbps	100kbps
IF frequency	500kHz	500kHz	500kHz	720kHz

For other data rate, please refer to “Initialization table”.

If CCA is used to detect channel carrier power, required RX filter bandwidth may be different. [IF\_FREQ\_CCA\_H: B1 0x56] and [IF\_FREQ\_CCA\_L: B1 0x57] registers must be used for CCA purpose. IF frequency must be set according to the IF frequency.

IF frequency setting value can be calculated using the following formula:

$$IF\_FREQ = \left\{ \frac{(f_{IF} / 2)}{f_{ref}} \right\} \cdot 2^{20} \quad (\text{Integer part})$$

Here

$IF\_FREQ$ : IF frequency setting

$f_{IF}$ : IF frequency [MHz]

$f_{ref}$ : PLL reference frequency (=master clock frequency:  $F_{MCK1}$ )

[Example]

When set IF frequency to 720kHz (master clock 26MHz), the calculation is as follows.

$$IF\_FREQ = \{(0.72\text{MHz} \div 2) \div 26\text{MHz}\} \times 2^{20} \quad (\text{Integer part}) = 14518 \quad (0x38B6)$$

$$[IF\_FREQ\_H: B0 0x54] = 0x38$$

$$[IF\_FREQ\_L: B0 0x55] = 0xB6$$

### ○BPF frequency band setting

For normal operation (including AFC) and CCA operation, optimized BPF setting to [BPF\_CO: B0 0x5C] and [BPF\_CO\_CCA: B0 0x5D] registers are necessary. As indicated below table, proper value correspond to each data rate, must be programmed.

Data rate [kbps]	[DRATE_SET: B0 0x06]	Normal case [BPF_CO: B0 0x5C]		CCA [BPF_CO_CCA: B0 0x5D]	
		coefficient	Setting value	coefficient	Setting value
4.8	0b0010	1.44	0xB8	1.44	0xB8
32.768	0b1000	1.44	0xB8	1.44	0xB8
50	0b1010	1.44	0xB8	1.44	0xB8
100	0b1011	1	0x80	1	0x80



○Modulation setting

ML7406 supports GFSK modulation and FSK modulation.

(1) GFSK modulation setting

By setting GFSK\_EN([DATA\_SET1: B0 0x07(4)])=0b1, GFSK mode can be selected. In GFSK modulation, frequency deviation can be set by [GFSK\_DEV\_H: B1 0x30] and [GFSK\_DEV\_L: B1 0x31] registers and Gaussian filter can be set by [FSK\_DEV0\_H/GFIL0: B1 0x32] - [FSK\_DEV3\_H/GFIL6: B1 0x38] registers.

i) GFSK frequency deviation setting

F\_DEV value can be calculated as the following formula:

$$F\_DEV = \left\{ \frac{f_{dev}}{f_{ref}} \right\} \cdot 2^{20} \quad (\text{Integer part})$$

Here

F\_DEV : Frequency deviation setting

f\_dev : Frequency deviation [MHz]

f\_ref : PLL reference frequency (= master clock frequency: F\_MCK1)

[Example]

When set frequency deviation to 50kHz (master clock 26MHz), the calculation is as follows.

$$F\_DEV = \{0.05\text{MHz} \div 26\text{MHz}\} \times 2^{20} \quad (\text{Integer value}) = 2016 \quad (0x07E0)$$

[GFSK\_DEV\_H: B1 0x30] = 0x07

[GFSK\_DEV\_L: B1 0x31] = 0xE0

ii) Gaussian filter setting

BT value of Gaussian filter and setting value to related registers are shown in the below table.


Register	BT value	
	0.5	1.0
[FSK_DEV0_H/GFIL0: B1 0x32]	0x49	0x00
[FSK_DEV0_L/GFIL1: B1 0x33]	0xA7	0x10
[FSK_DEV1_H/GFIL2: B1 0x34]	0x0F	0x04
[FSK_DEV1_L/GFIL3: B1 0x35]	0x14	0x0D
[FSK_DEV2_H/GFIL4: B1 0x36]	0x19	0x1E
[FSK_DEV2_L/GFIL5: B1 0x37]	0x1D	0x32
[FSK_DEV3_H/GFIL6: B1 0x38]	0x1E	0x3C

(Note)

GFSK filter coefficient setting register and FSK frequency deviation setting register are common. In GFSK mode, filter coefficient applies to this register. In FSK mode, frequency deviation applies to this register.

(2) FSK modulation setting

By setting GFSK\_EN([DATA\_SET1: B0 0x07(4)])=0b0, FSK mode can be selected. Fine frequency deviation can be set by [FSK\_DEV0\_H/GFIL0: B1 0x32] to [FSK\_DEV4\_L: B1 0x3B] registers. By adjusting [FSK\_TIM\_ADJ4-0: B1 0x3C-40] registers, FSK timing can be fine tuned.



Frequency deviation setting				Timing setting			
symbol	Register name	address	function	symbol	Register name	address	function
I	FSK_FDEV0_H/GFIL0 FSK_FDEV0_L/GFIL1	B1 0x32/33	Frequency deviation  Resolution: Approx.25Hz	i	FSK_TIM_ADJ4	B1 0x3C	Modulation timing  4.3MHz/13MHz counter value (*1)
II	FSK_FDEV1_H/GFIL2 FSK_FDEV1_L/GFIL3	B1 0x34/35		ii	FSK_TIM_ADJ3	B1 0x3D	
III	FSK_FDEV2_H/GFIL4 FSK_FDEV2_L/GFIL5	B1 0x36/37		iii	FSK_TIM_ADJ2	B1 0x3E	
IV	FSK_FDEV3_H/GFIL6 FSK_FDEV3_L	B1 0x38/39		iv	FSK_TIM_ADJ1	B1 0x3F	
V	FSK_FDEV4_H FSK_FDEV4_L	B1 0x3A/3B		v	FSK_TIM_ADJ0	B1 0x40	

(\*1) Modulation timing resolution can be changed by FSK\_CLK\_SET ([FSK\_CTRL: B1 0x2F(0)]).

(Note)

GFSK filter coefficient setting register and FSK frequency deviation setting register are common. In GFSK mode, filter coefficient applies to this register. In FSK mode, frequency deviation applies to this register.

●RX related function

○AFC function

ML7406 supports AFC function. Frequency deviation (max±85ppm) between remote device and local device can be compensated by this function. Using this function, stable RX sensitivity and interference blocking performance can be achieved. This function can be enabled by setting AFC\_EN([AFC/GC\_CTRL: B1 0x15(7)])=0b1.

○Energy detection value (ED value) acquisition function

ML7406 supports calculate Energy detection value (ED value) based on Receive signal strength indicator (RSSI). ED value acquisition can be enabled by setting ED\_CALC\_EN ([ED\_CTRL: B0 0x41(7)])=0b1 and as soon as transition to RX\_ON state, automatically start acquiring ED value. During RX\_ON state, ED value constantly updated.

ED value is not RSSI value at given timing, but average values. Number of average times can be specified by ED\_AVG[2:0] ([ED\_CTRL: B0 0x41(2-0)]). During diversity operation, DIV\_ED\_AVG[2:0] ([2DIV\_MODE: B1 0x48(2-0)]) is used for setting. After acquiring specified average ED value, ED\_DONE([ED\_CTRL: B0 0x41(4)]) becomes "0b1" and ED\_VALUE[7:0] ([ED\_RSLT: B0 0x3A]) is updated.

ED\_DONE bit will be cleared if one of the following conditions are met.

1. Gain is switched.
2. Once stopping ED value acquisition and then resume it.
3. Antenna is switched. (when diversity is enabled)


Timing from ED value starting point to ED value acquisition is calculated as below formula.

$$\text{ED value average time} = \text{AD conversion time (16}\mu\text{s/17.8}\mu\text{s)} * \text{Number of average times.}$$

(Note) AD conversion time can be set by ADC\_CLK\_SET([ADC\_CLK\_SET: B1 0x08(4)]). Reset value is 2MHz and AD conversion timer is 16μs.

The timing example is as follows:

[condition]  
 Set ADC\_CLK\_SEL([ADC\_CLK\_SEL: B1 0x08(4)])=0b1 (2MHz)  
 Set ED\_AVG[2:0] ([ED\_CTRL: B0 0x41(2-0)])=0b011 (8 times averaging)




### ○Diversity function

ML7406 supports two antenna diversity function.

While setting 2DIV\_EN([2DIV\_CTRL: B0 0x48(0)])=0b1, as soon as RX\_ON is set, diversity mode will start. When diversity mode is started, and upon RX data detection, each ED value will be acquired by switching two antennas. And then antenna with higher ED value will be selected automatically. As diversity uses preamble data for ED value acquisition, longer preamble length is desirable. If preamble is too short, accurate ED values may not be obtained.

The timing example is as below.



ED values acquired by the diversity operation are stored in [ANT1\_ED: B0 0x4A] and [ANT2\_ED: B0 0x4B] registers and antenna diversity result is indicated at 2DIV\_RSLT[2:0] ([2DIV\_RSLT: B0 0x49(1-0)]) when SyncWord is detected.

In diversity operation, the number of ED average times is specified by 2DIV\_ED\_AVG[2:0] ([2DIV\_MODE: B1 0x48(2-0)]). Search time for each antenna is defined by [2DIV\_SEARCH1: B1 0x49] and [2DIV\_SEARCH2: B1 0x4A] registers. And its time resolution can be defined by SEARCH\_TIME\_SET ([2DIV\_SEARCH1: B1 0x49(7)]).

If diversity search completion interrupt (INT[10] group2) is cleared, ED values and antenna diversity result are cleared.

#### (Note)

When an incorrect diversity completion caused by erroneous detection due to thermal noise, ML7406 resume antenna diversity automatically. But when receiving a desired signal during the process of erroneous detection, ED value obtained by [ANT1\_ED: B0 0x4A] or [ANT2\_ED: B0 0x4B] may indicate a low value different from the actual input level.

If this event occurs, the actual ED value of desired signal can be achieved by reading [ED\_RSLT: B0 0x3A] registers after SyncWord detection interrupt (INT[13] group2) generation.

**(1) Antenna switching function**

By using [2DIV\_CTRL: B0 0x48], [ANT\_CTRL: B0 0x4C], [SPI/EXT\_PA\_CTRL: B0 0x53] registers, TX-RX signal selection (TRX\_SW), antenna switching signal (ANT\_SW), external PA control signal(DCNT) can be controlled.

ML7406 can support both SPDT and DPDT antenna switch control. ANT\_SW signal and TRX\_SW signal output condition for each antenna switch are explained below.

**DPDT switch**

Set 2PORT\_SW([2DIV\_CTRL: B0 0x48(1)])=0b1, ANT\_CTRL1([2DIV\_CTRL: B0 0x48(5)])=0b0. ANT\_SW, TRX\_SW output condition of each Idle, TX, RX state are as follow. (default setting) If INV\_TRX\_SW([2DIV\_CTRL: B0 0x48(2)])=0b1, polarity of ANT\_SW and TRX\_SW are reversed.

TX/RX state	INV_TRX_SW=0b0 (default setting)		INV_TRX_SW=0b1 (reversed polarity)		Description
	ANT_SW	TRX_SW	ANT_SW	TRX_SW	
Idle	H	L	L	H	Idle state
TX	L	H	H	L	TX state
RX	H	L	L	H	When Diversity disable or initial condition when diversity enable is set ([2DIV_CTRL: B0 0x48(0)]=0b1).
	L/H	H/L	H/L	L/H	If diversity enable is set, during searching, (ANT_SW=H, TRX_SW=L) and (ANT_SW=L, TRX_SW=H) are switched alternatively. After diversity completion, fix to one of the condition.

**SPDT switch**

Set 2PORT\_SW([2DIV\_CTRL: B0 0x48(1)])=0b0, ANT\_CTRL1([2DIV\_CTRL: B0 0x48(5)])=0b0. ANT\_SW, TRX\_SW output condition of each Idle, TX, RX state are as follow. (default setting) If INV\_TRX\_SW([2DIV\_CTRL: B0 0x48(2)])=0b1, polarity of ANT\_SW and TRX\_SW are reversed.

TX/RX condition	INV_TRX_SW([2DIV_CTRL: B0 0x48(2)])=0 (default setting)		INV_TRX_SW([2DIV_CTRL: B0 0x48(2)])=1 (polarity reverse)		Description
	ANT_SW	TRX_SW	ANT_SW	TRX_SW	
Idle	L	L	L	H	Idle state
TX	L	H	L	L	TX state
RX	L	L	L	H	When diversity disable or initial condition when diversity enable is set ([2DIV_CTRL: B0 0x48(0)]=0b1).
	H/L	L	H/L	H	If diversity enable is set, during searching (ANT_SW=H and (ANT_SW=L) is switched alternatively. After diversity completion, fix to one of the condition.

In the above setting, If INV\_ANT\_SW([2DIV\_CTRL: B0 0x48(3)])=0b1, ANT\_CTRL1([2DIV\_CTRL: B0 0x48(5)])=0b1 are set, polarity of ANT\_SW pin is reversed.

TX/RX state	INV_ANT_SW([2DIV_CTRL: B0 0x48(3)])=0 ANT_CTRL1([2DIV_CTRL: B0 0x48(5)])=any (default setting)		INV_ANT_SW([2DIV_CTRL: B0 0x48(3)])=1 ANT_CTRL1([2DIV_CTRL: B0 0x48(5)])=1		Description
	ANT_SW	TRX_SW	ANT_SW	TRX_SW	
Idle	L	L	H	L	Idle state
TX	L	H	H	H	TX state
RX	L	L	H	L	When diversity disable or initial condition when diversity enable is set ([2DIV_CTRL: B0 0x48(0)]=0b1).
	H/L	L	L/H	L	If diversity enable is set, during searching (ANT_SW=H) and (ANT_SW=L) is switched alternatively. After diversity completion, fix to one of the condition.

## (2) Antenna switch forced setting

By [ANT\_CTRL: B0 0x4C] register, ANT\_SW pin output conditions can be set to fix.

TX: By TX\_ANT\_EN([ANT\_CTRL: B0 0x4C(0)])=0b1, TX\_ANT([ANT\_CTRL: B0 0x4C(1)]) condition will be output.


RX: By RX\_ANT\_EN([ANT\_CTRL: B0 0x4C(4)])=0b1, RX\_ANT([ANT\_CTRL: B0 0x4C(5)]) condition will be output.

However, output is defined by [GPIO\*\_CTRL: B0 0x4E - 0x51] register, [GPIO\*\_CTRL: B0 0x4E - 0x51] registers setting has higher priority.

Antenna switching control signals can be also used as below.

Example 1) using one DPDT switch

Please set 2PORT\_SW([2DIV\_CTRL: B0 0x48(1)])=0b1.




(Note) alternate external PA control signal exists (GOIPn or EXT\_CLK pin).

(Note) external circuits around LNA\_P pin, PA\_OUT pin and antenna switch (DPDT#1) are omitted in this example.

Example 2) using 2 SPDT switches

Please set 2PORT\_SW([2DIV\_CTRL: B0 0x48(1)])=0b0.



(Note) alternate external PA control signal exists. (GPIOx or EXT\_CLK pin)

(Note) external circuits around LNA\_P pin, PA\_OUT pin and antenna switch (SPDT#2) are omitted in this example.

### ○CCA (Clear Channel Assessment) function

ML7406 supports CCA function. CCA function is to make a judgment whether the specified frequency channel is in-use or available. Normal mode, continuous mode and IDLE detection mode are supported as following table.

[CCA mode setting]

	[CCA_CTRL: B0 0x39]		
	Bit4 (CCA_EN)	Bit5 (CCA_CPU_EN)	Bit6 (CCA_IDLE_EN)
Normal mode	0b1	0b0	0b0
Continuous mode	0b1	0b1	0b0
IDLE detection mode	0b1	0b0	0b1

#### (1) Normal mode

Normal mode determines IDLE or BUSY. CCA (Normal mode) will be executed when RX\_ON is issued while CCA\_EN(CCA\_CTRL: B0 0x39(4))=0b1, CCA\_CPU\_EN(CCA\_CTRL: B0 0x39(5))=0b0 and CCA\_IDLE\_EN(CCA\_CTRL: B0 0x39(6))=0b0 are set.

Judgement of CCA is determined by average ED value and CCA threshold value defined by [CCA\_LVL: B0 0x37] register. If average ED value in [ED\_RSLT: B0 0x3A] register exceeds the CCA threshold value, it is considered as "BUSY". And CCA\_RSLT[1:0]([CCA\_CTRL: B0 0x39(1-0)])=0b01 is set.

If average ED value is smaller than CCA threshold value and maintains IDLE detection period which is defined by IDLE\_WAIT[9:0] of the [IDLE\_WAIT\_L: B0 0x3B], [IDLE\_WAIT\_H: B0 0x3C] registers. it is considered as "IDLE". And CCA\_RSLT[1:0]([CCA\_CTRL: B0 0x39(1-0)])=0b00 is set. For details operation of CCA\_IDLE\_WAIT[9:0], please refer to "IDLE detection for long time period"

If BUSY or IDLE state is detected, CCA completion interrupt (INT[18] group3) is generated, CCA\_EN bit is cleared to 0b0 automatically.

Upon clearing CCA completion interrupt, CCA\_RSLT[1:0]([CCA\_CTRL: B0 0x39(1-0)]) are reset to 0b00. Therefore CCA\_RSLT[1:0] should be read before clearing CCA completion interrupt.

If ED value exceeds the value defined by [CCA\_IGNORE\_LVL: B0 0x36] register, and as long as a given ED value is included in the averaging target of ED value calculation, IDLE judgement is not performed. In this case if average ED value exceeds CCA threshold value, it is considered as "BUSY" and CCA is terminated.

If average ED value is smaller than CCA threshold value, IDLE judgement is not determined. And CCA\_RSLT[1:0]([CCA\_CTRL: B0 0x39(1-0)]) indicates 0b11. CCA operation continues until BUSY is determined or given ED value is out of averaging target and IDLE is determined. For details operation of ED value exceeding [CCA\_IGNORE\_LVL: B0 0x36] register, please refer to "IDLE determination exclusion under strong signal input".

Timing from CCA command issue to CCA completion is in the formula below.

[IDLE detection]

CCA execution timing = (ED value average times + IDLE\_WAIT setting) \* AD conversion time

[BUSY detection]

CCA execution time = ED value average time \* AD conversion time

(Note)


- Above formula does not consider IDLE judgement exclusion based on [CCA\_IGNORE\_LVL: B0 0x36] register. For details, please refer to "IDLE detection exclusion under strong signal input".
- AD conversion time can be selected by ADC\_CLK\_SEL([ADC\_CLK\_SET: B1 0x08(4)]).  
ADC\_CLK\_SEL=0b0:17.7μs, 0b1:16μs(default)




The following is timing chart for normal mode.

[Condition]  
 ADC\_CLK\_SEL([ADC\_CLK\_SET: B0 0x08(4)])=0b1 (2MHz)  
 ED\_AVG[2:0] ([ED\_CTRL: B0 0x41(2-0)])=0b011 (ED value 8 times average)  
 IDLE\_WAIT[9:0] ([IDLE\_WAIT\_L/H: B0 0x3C/3B(1-0)])=0b00\_0000\_0000 (IDLE detection 0μs)

[IDLE detection case]



[BUSY result case]



(Note)

\*1 During CCA operation, if set bandwidth to be extended (default is not extended), enabling filter stabilization time by setting  $CCA\_MASK\_EN([CCA\_MASK\_SET: B2\ 0x7E(4)]) = 0b1$ . Stabilization time should be 1 ADC conversion time. If this register is enabled, input operation is suspended until filter become stable.

## (2) Continuous mode

Continuous mode continues CCA until terminated by the host MCU. CCA continuous mode will be executed when  $RX\_ON$  is issued while  $CCA\_EN([CCA\_CTRL: B0\ 0x39(4)]) = 0b1$ ,  $CCA\_CPU\_EN([CCA\_CTRL: B0\ 0x39(5)]) = 0b1$  and  $CCA\_IDLE\_EN([CCA\_CTRL: B0\ 0x39(6)]) = 0b0$  are set.

Like normal mode, CCA judgement is determined by average ED value and CCA threshold defined by  $[CCA\_LVL: B0\ 0x37]$  register. If average ED value in  $[ED\_RSLT: B0\ 0x3A]$  register exceed the CCA threshold value, it is considered as "BUSY". And  $CCA\_RSLT[1:0]([CCA\_CTRL: B0\ 0x39(1-0)]) = 0b01$  is set.

If average ED value is smaller than CCA threshold value and maintains IDLE detection period which is defined by  $IDLE\_WAIT[9:0]$  of the  $[IDLE\_WAIT\_L: B0\ 0x3B]$ ,  $[IDLE\_WAIT\_H: B0\ 0x3C]$  registers, it is considered as "IDLE". And  $CCA\_RSLT[1:0]([CCA\_CTRL: B0\ 0x39(1-0)]) = 0b00$  is set. For details operation of  $CCA\_IDLE\_WAIT[9:0]$ , please refer to "IDLE detection for long time period".


If ED value exceeds the value defined by  $[CCA\_IGNORE\_LVL: B0\ 0x36]$  register, as long as a given ED value is included in the averaging target of ED value calculation, IDLE judgement is not performed. In this case if average ED value exceed CCA threshold level, it is considered as "BUSY" and  $CCA\_RSLT[1:0]([CCA\_CTRL: B0\ 0x39(1-0)])$  indicates 0b01. If average ED value is smaller than CCA threshold level, IDLE judgement is not determined. And  $CCA\_RSLT[1:0]([CCA\_CTRL: B0\ 0x39(1-0)])$  indicates 0b11. For details operation of ED value exceeding  $[CCA\_IGNORE\_LVL: B0\ 0x36]$  register, please refer to "IDLE determination exclusion under strong signal input".

Continuous mode does not stop when BUSY or IDLE is detected. CCA operation continues until 0b1 is set to  $CCA\_STOP([CCA\_CTRL: B0\ 0x39(7)])$ . Result is updated every time ED value is acquired. CCA completion interrupt ( $INT[18]$  group3) will not be generated.

The following is timing chart for continuous mode.

[Condition]  
 ADC\_CLK\_SEL([ADC\_CLK\_SET: B0 0x08(4)])=0b1 (2MHz)  
 ED\_AVG[2:0] ([ED\_CTRL: B0 0x41(2-0)])=0b011 (ED value 8 times average)  
 IDLE\_WAIT[9:0] ([IDLE\_WAIT\_L/H: B0 0x3C/3B(1-0)])=0b00\_0000\_0000 (IDLE detection period 0μs)

[BUSY to IDLE transition, terminated with CCA\_STOP]



(Note)

\*1 During CCA operation, if set bandwidth to be extended (default is not extended), enabling filter stabilization time by setting CCA\_MASK\_EN([CCA\_MASK\_SET: B2 0x7E(4)]) = 0b1. Stabilization time should be 1 ADC conversion time. If this register is enabled, input operation is suspended until filter become stable.

### (3) IDLE detection mode

IDLE detection mode continues CCA until IDLE detection. IDLE detection CCA will be executed when RX\_ON is issued while CCA\_EN(CCA\_CTRL: B0 0x39(4))=0b1, CCA\_CPU\_EN(CCA\_CTRL: B0 0x39(5))=0b0 and CCA\_IDLE\_EN(CCA\_CTRL: B0 0x39(6))=0b1 are set.

Like normal mode, CCA judgement is determined by average ED value and CCA threshold defined by [CCA\_LVL: B0 0x37] register. If average ED value in [ED\_RSLT: B0 0x3A] register exceed the CCA threshold value, it is considered as "BUSY". And CCA\_RSLT[1:0]([CCA\_CTRL: B0 0x39(1-0)]) =0b01 is set.

If average ED value is smaller than CCA threshold value and maintains IDLE detection period which is defined by IDLE\_WAIT[9:0] of the [IDLE\_WAIT\_L: B0 0x3B], [IDLE\_WAIT\_H: B0 0x3C] registers. it is considered as "IDLE". And CCA\_RSLT[1:0]([CCA\_CTRL: B0 0x39(1-0)]) =0b00 is set. For details operation of CCA\_IDLE\_WAIT[9:0], please refer to "IDLE detection for longer period".

In IDLE detection mode, only when IDLE is detected, CCA completion interrupt (INT[18] group3 is generated. After IDLE detection, CCA\_EN and CCA\_IDLE\_EN are reset to 0b0.


Upon clearing CCA completion interrupt, CCA\_RSLT[1:0]([CCA\_CTRL: B0 0x39(1-0)]) are reset to 0b00. CCA\_RSLT[1:0] should be read before clearing CCA completion interrupt.

If ED value exceeds the value defined by [CCA\_IGNORE\_LVL: B0 0x36] register, as long as a given ED value is included in the averaging target of ED value calculation, IDLE judgement is not performed. In this case, if average ED value is smaller than CCA threshold level, IDLE determination is not performed and CCA\_RSLT[1:0] ([CCA\_CTRL: B0 0x39(1-0)]) indicates 0b11. CCA operation continues until given ED value is out of averaging target and IDLE is determined. For details of ED value exceeding [CCA\_IGNORE\_LVL: B0 0x36] register, please refer to "IDLE determination exclusion under strong signal input".

The following is timing chart for IDLE detection.

[Upon BUSY detection, continue CCA and IDLE detection case]

[Condition]  
 ADC\_CLK\_SEL([ADC\_CLK\_SET: B0 0x08(4)])=0b1 (2MHz)  
 ED\_AVG[2:0]([ED\_CTRL: B0 0x41(2-0)])=0b011 (ED value 8 times average)  
 IDLE\_WAIT[9:0] ([IDLE\_WAIT\_L/H: B0 0x3C/3B(1-0)])=0b00\_0000\_0000 (IDLE detection period 0μs)



(Note)

\*1 During CCA operation, if set bandwidth to be extended (default is not extended), enabling filter stabilization time by setting CCA\_MASK\_EN([CCA\_MASK\_SET: B2 0x7E(4)]) = 0b1. Stabilization time should be 1 ADC conversion time. If this register is enabled, input operation is suspended until filter become stable.

(4) IDLE determination exclusion under strong signal input


If acquired ED value exceeds [CCA\_IGNORE\_LVL: B0 0x36] register, IDLE determination is not performed as long as a given ED value is included in the averaging target range. If average ED value including this strong ED value indicated in [ED\_RSLT: B0 0x39] register exceeds the CCA threshold value defined by [CCA\_LVL: B0 0x37] register, it is considered as "BUSY". And CCA\_RSLT[1:0]([CCA\_CTRL: B0 0x39(1-0)])=0b01 is set.

If average ED value is smaller than CCA threshold value, IDLE determination is not performed and CCA\_RSLT[1:0]([CCA\_CTRL: B0 0x39(1-0)]) indicates 0b11 "CCA evaluation under going (ED value excluding CCA judgement acquisition)". CCA will continue until IDLE or BUSY determination (in case of IDLE detection mode, IDLE is determined. In case of continuous mode, CCA\_STOP([CCA\_CTRL: B0 0x39(7)]) is issued.)

(Note)

CCA completion interrupt (INT[18] group3) is generated CCA only when IDLE or BUSY is determined. Therefore, if data whose ED value exceeds CCA\_IGNORE\_LVL are input intermittently, neither IDLE or BUSY can be determined and CCA may continues.


[ED value acquisition under extrem strong signal]



The following is timing chart for CCA determination exclusion under strong signal.

[During IDLE\_WAIT counting, detected extremely strong signal. After the given signal is out of averaging target, IDLE detection case]

[Condition]  
 CCA normal mode  
 ADC\_CLK\_SEL([ADC\_CLK\_SET: B0 0x08(4)])=0b1 (2MHz)  
 ED\_AVG[2:0]([ED\_CTRL: B0 0x41(2-0)])=0b011 (ED value 8 times average)  
 IDLE\_WAIT[9:0]([IDLE\_WAIT\_L/H: B0 0x3C/3B(1-0)])=0b00\_0000\_0111(IDLE detection period 112μs)



(5) IDLE detection for longer time period


When CCA IDLE detection is performed for longer time period, IDLE\_WAIT[9:0]([IDLE\_WAIT\_L/H:B0 0x3C/3B(1-0)]) can be used. By setting IDLE\_WAIT [9:0], averaging period longer than the period (for example, AD conversion 16μs, 8 times average setting 128μs) can be possible.

This function can be used for IDLE determination – by counting times when average ED value becomes smaller than CCA threshold defined by [CCA\_LVL: B0 0x37] register. When counting exceed IDLE\_WAIT [9:0], IDLE determination is done. If average ED value exceeds CCA threshold level, immediately “Busy” is determined without wait for IDLE\_WAIT [9:0] period.

The following timing chart is IDLE detection setting IDLE\_WAIT[9:0].

[ED value 8 times average IDLE detection case]

[Condition]  
 CCA normal mode  
 ADC\_CLK\_SEL([ADC\_CLK\_SET: B0 0x08(4)])=0b1 (2MHz)  
 ED\_AVG[2:0]([ED\_CTRL: B0 0x41(2-0)])=0b011 (ED value 8 times average)  
 IDLE\_WAIT[9:0]([IDLE\_WAIT\_L/H: B0 0x3C/3B(1-0)])=0b00\_0000\_0011 (IDLE detection period 48μs)




(Note)

\*1 During CCA operation, if set bandwidth to be extended (default is not extended), enabling filter stabilization time by setting CCA\_MASK\_EN([CCA\_MASK\_SET: B2 0x7E(4)]) = 0b1. Stabilization time should be 1 ADC conversion time. If this register is enabled, input operation is suspended until filter become stable.



[ED value 1 time IDLE detection case]

[Condition]  
 CCA normal mode  
 ADC\_CLK\_SEL([ADC\_CLK\_SET: B0 0x08(4)])=0b1 (2MHz)  
 ED\_AVG[2:0]([ED\_CTRL: B0 0x41(2-0)])=0b000 (ED value 1 time average)  
 IDLE\_WAIT[9:0]([IDLE\_WAIT\_L: B0 0x3C/H: B0 0x3C/3B(1-0)])=0b00\_0000\_1110 (IDLE detection period 224μs)



(Note)

\*1 During CCA operation, if set bandwidth to be extended (default is not extended), enabling filter stabilization time by setting CCA\_MASK\_EN([CCA\_MASK\_SET: B2 0x7E(4)]) = 0b1. Stabilization time should be 1 ADC conversion time. If this register is enabled, input operation is suspended until filter become stable.


(6) CCA operation during diversity

**CCA operation during antenna diversity**

During diversity, if CCA command is issued, diversity terminated and CCA starts.

Upon CCA starting, antenna is fixed to reset value(\*1), maintaining until next diversity search. However, if RX\_ANT\_EN([ANT\_CTRL:B0 0x4C(4)]=0b1 is set, antenna is specified by RX\_ANT([ANT\_CTRL: B0 0x4C(5))). After CCA completion, diversity will be executed again.

\*1 Please refer to the “Antenna switching function”. According to the default setting, ANT\_SW and TRX\_SW signals are set.




(Note)

During CCA operation, RX operation is performed at the same time, even if CCA completion interrupt (INT[18] group3) is not generated, SyncWord detection interrupt (INT[13] group2), RX FIFO access error interrupt (INT[12] group2), RX length error interrupt (INT[11] group2), CRC error interrupt (INT[9] group2), RX completion interrupt (INT[8] group2) or FIFO-Full interrupt (INT[5] group1) can be generated.

For details diversity function, please refer to the ”diversity function”.

**During diversity , before RX\_ON state, CCA is performed.**

If diversity ON setting and CCA operation setting is enabled before RX\_ON state, after RX\_ON state transition, diversity will not perform, but CCA will start. After CCA completion, diversity will be performed.



## (7) CCA threshold setting

CCA threshold value defined by [CCA\_LVL: B0 0x37] register, should be considered desired input level (ED value), components variation, temperature fluctuation, loss at antenna and matching circuits. Input level and ED value are described in the follow table.

$$\text{ED value} = 255 / 70 * (107 + \text{input level}[\text{dBm}])$$

However, if BPF setting modified and CCA is executed, ED value become bigger than normal case. CCA threshold can be set as below , taking this compensation and variations into account.

$$\text{CCA threshold} = 255 / 70 * (107 + \text{input level}[\text{dBm}] - \text{variations} - \text{other losses}) + \text{CCA compensation}$$

Item	Value
Variation (individual, temp.)	6dB
Other loss	Antenna, matchich circuits loss
CCA compensation	12@100kbps, 15@200kbps, 0@other rate

Example) When input level threshold is set to -75dBm  
conditions:other losses 1dB, 100kbps

$$\begin{aligned} \text{CCA threshold} &= 255 / 70 * (107 - 75 - 6 - 1) + 12 \\ &\approx 103 \\ &= 0x67 \end{aligned}$$

In order to validate whether CCA threshold is optimised or not, CCA should be executed and confirming level changing from IDLE to BUSY, every time input level is changed,

## ●Other Functions

### ○Data rate setting function

#### (1) Data rate change setting

ML7406 supports various TX/RX data rate setting defined by the following registers.

TX: [TX\_RATE\_H: B1 0x02] and [TX\_RATE\_L: B1 0x03] registers

RX: [RX\_RATE1\_H: B1 0x04], [RX\_RATE1\_L: B1 0x05] and [RX\_RATE2: B1 0x06] registers

TX/RX data rate can be defined in the following formula.

[TX]

$$\text{TX data rate [bps]} = \text{round} (26\text{MHz} / 13 / \text{TX\_RATE}[11:0])$$

Recommended values for each data rate are in the table below. Registers value below are automatically set to [TX\_RATE\_H],[ TX\_RATE\_L] registers by setting TX\_DRATE[3:0] ([DRATE\_SET: B0 0x06(3-0)]).

TX data rate [kbps]	[TX_RATE_H][ TX_RATE_L] register setting value	Data rate deviation [%] *1
1.2	1667d	-0.02
2.4	833d	0.04
4.8	417d	-0.08
9.6	208d	0.16
32.768	61d	0.06
50	40d	0.00
100	20d	0.00
200	10d	0.00
300	7d	3.17
400	5d	0.00
500	4d	0.00

\*1 Data rate deviation is assumption that frequency deviation of master clock(26MHz crystal oscillator or TCXO or SPXO) is 0ppm.

[RX]

$$\text{RX data rate [bps]} = \text{round} (26\text{MHz} / \{ \text{RX\_RATE1}[11:0] \times \text{RX\_RATE2}[6:0] \})$$

Recommended values for each data rate are in the table below. Registers value below are automatically set to [RX\_RATE1\_H][ RX\_RATE1\_L] [RX\_RATE2] registers by setting RX\_DRATE[3:0] ([DRATE\_SET:B0 0x06(7-4)] ).

RX dta rate [kbps]	[RX_RATE1_H][RX_RATE1_L] register setting value	[RX_RATE2] register setting
1.2	169d	0d
2.4	85d	0d
4.8	42d	0d
9.6	21d	0d
32.768	11d	72d
50	8d	65d
100	4d	65d
200	5d	26d
300	3d	29d
400	2d	32d
500	2d	26d

(Note)

When LOW\_RATE\_EN([CLK\_SET2:B0 0x03(0)])=0b1, [RX\_RATE1\_H/L] and [RX\_RATE2] registers are not set automatically by setting RX\_DRATE[3:0]. Please calculate appropriate values by replacing the 8.66MHz to 26MHz in the above formula and set them to each register.

## (2) Other register setting associate with data rate change

Data rate can be cahnged by RX\_DRATE[3:0] ([DRATE\_SET(7-4)]) and TX\_DRATE[3:0] ([DRATE\_SET(3-0)]), below registers may have to be changed.

(Note)

1. Depending on data rate, the following chage may not be necessary. For details, please refer to each register description.
2. Please change data rate setting in TRX\_OFF state.
3. After change of data rate setting, please execute RST1 [RST\_SET: B0 0x01(1)] (MODEM Reset).

Parameters	Registers	
	Name	Address
Data rate	DRATE_SET	B0 0x06
Channel space	CH_SPACE_H	B1 0x23
	CH_SPACE_L	B1 0x24
Frequency deviation(GFSK)	GFSK_DEV_H	B1 0x30
	GFSK_DEV_L	B1 0x31
Frequencydeviation (FSK)	FSK_DEV0_H/GFIL0	B1 0x32
	FSK_DEV0_L/GFIL1	B1 0x33
	FSK_DEV1_H/GFIL2	B1 0x34
	FSK_DEV1_L/GFIL3	B1 0x35
	FSK_DEV2_H/GFIL4	B1 0x36
	FSK_DEV2_L/GFIL5	B1 0x37
	FSK_DEV3_H/GFIL6	B1 0x38
	FSK_DEV3_L	B1 0x39
	FSK_DEV4_H	B1 0x3A
	FSK_DEV4_L	B1 0x3B
Frequency deviation time(FSK)	FSK_TIM_ADJ4	B1 0x3C
	FSK_TIM_ADJ3	B1 0x3D
	FSK_TIM_ADJ2	B1 0x3E
	FSK_TIM_ADJ1	B1 0x3F
	FSK_TIM_ADJ0	B1 0x40
IF frequency	IF_FREQ_H	B0 0x54
	IF_FREQ_L	B0 0x55
If frequency during CCA	IF_FREQ_CCA_H	B0 0x56
	IF_FREQ_CCA_L	B0 0x57
BPF coefficient	BPF_CO	B0 0x5C
BPF coefficient during CCA	BPF_CO_CCA	B0 0x5D
Demodulator DC level adjustment	IFF_ADJ_H	B0 0x5E
	IFF_ADJ_L	B0 0x5F
Demodulator DC level adjustment during CCA	IFF_ADJ_CCA_H	B0 0x60
	IFF_ADJ_CCA_L	B0 0x61
Demodulator adjustment1	DEMOD_SET1	B1 0x57
Demodulator adjustment2	DEMOD_SET2	B1 0x58
Demodulator adjustment3	DEMOD_SET3	B1 0x59
Demodulator adjustment4	DEMOD_SET4	B1 0x5A
Demodulator adjustment5	DEMOD_SET5	B1 0x5B
Demodulator adjustment6	DEMOD_SET6	B1 0x5C
Demodulator adjustment7	DEMOD_SET7	B1 0x5D
Demodulator adjustment8	DEMOD_SET8	B1 0x5E
Demodulator adjustment9	DEMOD_SET9	B1 0x5F

### ○Interrupt generation function

ML7406 support interrupt generation function. When interrupt occurs, interrupt notification signal (SINTN) become “L” to signal interrupt to the Host. Interrupt elements are divided in to the 3 groups, [INT\_SOURCE\_GRP1: B0 0x0D], [INT\_SOURCE\_GRP2: B0 0x0E] and [INT\_SOURCE\_GRP3: B0 0x0F]. Each interrupt element can be maskable using [INT\_EN\_GRP1: B0 0x10], [INT\_EN\_GRP2: B0 0x11] and [INT\_EN\_GRP3: B0 0x12] registers. Interrupt notification signal (SINTN) can be output from GPIO\* or EXT\_CLK. For output setting, please refer to [GPIO1\_CTRL: B0 0x4E], [GPIO1\_CTRL: B0 0x4F], [GPIO2\_CTRL: B0 0x50], [GPIO3\_CTRL: B0 0x51] and [EXTCLK\_CTRL: B0 0x52] registers.

(Note)

If one of the unmask interrupt event occurs, SINTN maintains Low.

### (1) Interrupt events table

Each interrupt event is described below table.

Register	Interrupt name	Description
INT_SOURCE_GRP1	INT[0]	Clock stabilizaion completion interrupt
	INT[1]	VCO calibration completion interrupt/ FUSE access completion interrupt
	INT[2]	PLL unlock interrupt
	INT[3]	RF state transition completion interrupt
	INT[4]	FIFO-Empty interrupt
	INT[5]	FIFO-Full interrupt
	INT[6]	Wake-up timer completion interrupt
	INT[7]	Clock calibration completion interrupt
INT_SOURCE_GRP2	INT[8]	RX completion interrupt
	INT[9]	CRC error interrupt
	INT[10]	Diversity search completion interrupt
	INT[11]	RX Length error interrupt
	INT[12]	RX FIFO access error interrupt
	INT[13]	SyncWord detection interrupt
	INT[14]	Field checking interrupt
	INT[15]	Sync error interrupt
INT_SOURCE_GRP3	INT[16]	TX completion interrupt
	INT[17]	TX Data request accept completion interrupt
	INT[18]	CCA completion interrupt
	INT[19]	TX Length error interrupt
	INT[20]	TX FIFO access error interrupt
	INT[21]	Reserved
	INT[22]	General purpose timer 1 interrupt
	INT[23]	General purpose timer 2 interrupt

## (2) Interrupt generation timing

In each interrupt generation, timing from reference point to interrupt generation (notification) are described in the following table. Timeout procedure for interrupt notification waiting are also described below.

(Note)

(1)The values are described in units of “bit cycle” in the below table is the value at 100kbps. If using other data rate,, please estimate with appropriate “bit cycle”.

(2)Below table uses the following format for TX/RX data.

10 byte	2 byte	1 byte	24 byte	2byte
Preamble	SyncWord	Length	User data	CRC

(3)Even if each interrupt notification is masked, in case of interrupt occurrence, interrupt elements are stored internally. Therefore, as soon as interrupt notification is unmasked, interrupt will generate.

Interrupt notice		Reference point	Timing From reference point to interrupt generation or interrupt generation timing
INT[0]	CLK stabilization completion	RESETN release (upon power-up)	50μs
		SLEEP release (recovered from SLEEP)	50μs
INT[1]	VCO calibration completion	VCO calibration start	230μs
	FUSE access completion	RESETN release	48μs
INT[2]	PLL unlock detection	-	(TX) during TX after PA enable. (RX) during RX enable after RX enable.
INT[3]	RF state transition completion	TX_ON command	(IDLE) 210μs (RX) 192μs
		RX_ON command	(IDLE) 119μs (RX) 244μs
		TRX_OFF command	(TX) 147μs (RX) 4μs
		Force_TRX_OFF Command	(TX) 147μs (RX) 4μs
INT[4]	FIFO-Empty detection	(TX) TX_ON command (*1)	NRZ coding, Empty trigger level is set to 0x02. RFwake-up(210μs)+35byte(preamble to 22 <sup>nd</sup> Data byte) ×8bit × 10(bit cycle) =3010μs
		(RX) -	By FIFO read, remaining FIFO data is under trigger level
INT[5]	FIFO-Full detection	(TX) -	By FIFO write, FIFO usage exceed trigger level
		(RX) SyncWord detection	NRZ coding, Full trigger level is set to 0x05. 6byte (Length to 5 <sup>th</sup> Data byte) ×8bit ×10μs(bit cycle) = 480μs
INT[6]	Wake-up timer completion	SLEEP setting	Wake-up timer is completed. For details, please refer to “wake-up timer”
INT[7]	Clock calibration completion	Calibration start	Calibration timer is completed. For details, please refer to “low speed clock shift detection function”.
INT[8]	RX completion	SyncWord detection	NRZ coding 27byte (L-length to CRC) ×8bite ×10(bit cycle)=2160μs
INT[9]	CRC error detection	SyncWord detection	(Format A/B) each RX CRC block calculation completion (Format C) RX completion
INT[10]	Diversity search completion	-	SyncWord detection during diversity enable setting
INT[11]	RX Length error detection	SyncWord detection	80μs (L-field 1byte) 160μs (L-field 2byte)
INT[12]	RX FIFO access error detection	-	(1)overflow occurs because FIFO read is too slow. (2)underflow occurs because too many FIFO data is read
INT[13]	SyncWord detection	-	SyncWord detection
INT[14]	Field check completion	-	Match or mismatch detected in Field check

(\*1) Before issuing TX\_ON, writing full length TX data to the TX\_FIFO.



Interrupt notice		Reference point	Timing From reference point to interrupt generation or interrupt generation timing
INT[15]	Sync error detection	-	During RX after SyncWord detection, out-of-sync detected. (When RXDIO_CTRL[1:0] ([DIO_SET: B0 0x0C(7-6)]) =0b00 or 0b11.)
INT[16]	TX completion	TX_ON command (*1)	RF wake-up+[TX data+3](bit) =210μs+(39byte ×8 +3) bit × 10μs (bit cycle)=3360μs after
INT[17]	TX Data request accept completion	-	After full length data are written to the TX_FIFO.
INT[18]	CCA completion	CCA execution start	(1)Normal mode (ED value calculation averaging times +IDLE_WAIT setting [IDLE_WAIT_H/L:B0 0x3B,3C]) ×AD conversion time (2) IDLE detection mode ○IDLE judgment case (ED value calculation averaging times +IDLE_WAIT setting [IDLE_WAIT_H/L:B0 0x3B,3C]) ×AD conversion time ○BUSY judgment case (ED value calculation averaging times) ×AD conversion time AD conversion time period can be changed by AD clock frequency ([ADC_CLK_SEL:B1 0x08]) . AD clock frequency = 1.88MHz: 17.7μs, 2.0MHz: 16μs. For details, please refer to the "CCA (Clear Channel Assessment) function".
INT[19]	TX Length error detection	-	After set length value to [TX_PKT_LEN_H/L: B0 0x7A/7B] registers
INT[20]	TX FIFO access error detection	-	(1) When the next packet data is writren to the TX_FIFO before transmitting previous packet data. (2) FIFO overflow when writing (3) FIFO underflow (no data) when transmitting
INT[21]	Reserved	-	-
INT[22]	General purpose timer 1 completion	Timer start	General purpose timer 1 completion General purpose timer clock cycle ×Division setting [GT_CLK_SET: B0 0x33] × general purpose timer interval setting [GT1_TIMER:B0 0x34] For details, please refer to the "General purpose timer".
INT[23]	General purpose timer 2 completion	Timer start	General purpose timer 2 completion General purpose timer clock cycle ×Division setting [GT_CLK_SET: B0 0x33] × general purpose timer interval setting [GT2_TIMER:B0 0x35] For details, please refer to the "General purpose timer".

(\*1) Before issuing TX\_ON, writing full length TX data to the TX\_FIFO.

## (3) Clearing interrupt conditions

The following table shows the condition of clearing each interrupt. As a procedure to clear the interrupt, it is recommended that the interrupt to be cleared after masking the interrupt.

Interrupt notification		Conditions for clearing interrupts
INT[0]	CLK stabilization completion	After interrupt generated
INT[1]	VCO calibration completion /FUSE access completion	After interrupt generated
INT[2]	PLL unlock	After interrupt generated
INT[3]	RF state transition completion	After interrupt generated
INT[4]	FIFO-Empty	After interrupt generated (must clear before next FIFO-Empty trigger timing)
INT[5]	FIFO-Full	After interrupt generated (must clear before next FIFO-Full trigger timing)
INT[6]	Wake-up timer completion	After interrupt generated
INT[7]	Clock calibration completion	After interrupt generated
INT[8]	RX completion	After interrupt generated
INT[9]	CRC error	After interrupt generated
INT[10]	Diversity search completion	After RX completion interrupt (INT[8]), must clear together with RX completion interrupt. (Note) During data reception, clearing is prohibited.
INT[11]	RX Length error	After interrupt generated
INT[12]	RX FIFO access error	After interrupt generated
INT[13]	SyncWord detection	After interrupt generated
INT[14]	Field checking	After interrupt generated
INT[15]	Sync error	After interrupt generated
INT[16]	TX completion	After interrupt generated
INT[17]	TX Data request accept completion	After interrupt generated
INT[18]	CCA completion	After interrupt generated (Note) clearing interrupt erase CCA result as well.
INT[19]	TX Length error	After interrupt generated
INT[20]	TX FIFO access error	After interrupt generated
INT[21]	Reserved	
INT[22]	General purpose timer 1	After interrupt generated
INT[23]	General purpose timer 2	After interrupt generated

### ○Temperature measurement function

ML7406 has temperature measurement function. This temperature information can be from A\_MON pin (pin#23) as analog output or digital information using [TEMP: B1 0x09] register. Analog or digital can be switched by [MON\_CTRL: B0 0x4D] register.

#### (Note)

Please do not set TEMP\_OUT( [MON\_CTRL: B0 0x4D(4)]) and TEMP\_ADC\_OUT( [MON\_CTRL: B0 0x4D(5)]) at the same time. Correct value reading may not be guaranteed.

#### [Analog output]

ML7406 has current source circuits and its current flow through 75kΩ connected to A\_MON pin (pin#23). From voltage information, temperature information can be obtained.

Current from current source circuits are 10μA at 25°C. The following formula can be used to calculate temperature from the current.

$$I_{temp} = (273 + Temp) / (273 + 25) * 10 (\mu A)$$

Therefore, if 75kΩ resistor is connected, temperature can be calculated using the following formula.

$$V_{amon} = (273 + Temp) / (275 + 25) * 10E-6 * 75000$$

If temperature is -40°C to 85°C, Vamon will be 0.59V to 0.9V.

The following formula can be used to calculate temperature from voltage .

$$Temp = V_{amon} * 397.3 - 273$$

#### [Digital output]

Digital temperature information is using 6 bit ADC to convert from the above analog information. Internally, 4samples information are added and indicates as 8bit information in [TEMP: B1 0x09] register. Ignoring low 2 bits, upper 6bit are used for average temperature information.

Temperature information is updated every 16μs([ADC\_CLK\_SET: B1 0x08] register). If 1.73MHz is selected, it is updated every 18.5μs.

### ○Low speed clock shift detection function

ML7406 has low speed shift detection function to compensate inaccurate clock generated by RC oscillator (external clock or internal RC oscillation circuits). By detecting frequency shift of the wake up timer, host can set wake-up timer parameters which taking frequency shift into consideration. More accurate timer operation is possible by adjusting wake-up timer interval setting ([WUT\_INTERVAL\_H/L: B0 0x2F/0x30]) or continuous operation timer interval ([WU\_DURATION: B0 0x31]).

Setting	Register
Frequency shift detection clock frequency setting	[CLK_CAL_SET: B0 0x70]
Clock calibration time	[CLK_CAL_TIME: B0 0x71]
Clock calibration result value	[CLK_CAL_H: B0 0x72], [CLK_CAL_L: B0 0x73]

This function is to measure low speed wake-up timer cycle by using accurate high speed internal clock and count result will be stored in [CLK\_CAL\_H/L: B0 0x72/0x73] registers. Above setting and count numbers are as follows:

$$\text{High speed clock counter} = \{ \text{Wakeup timer clock cycle}[\text{SLEEP/WU\_SET: B0 0x2D}(2)] * \text{Clock calibration time setting}([\text{CLK\_CAL\_TIME: B0 0x71}(5-0)]) / \{ \text{master clock cycle (26MHz)} / \text{clock division setting value}([\text{CLK\_CAL\_SET: B0 0x70}(7-4)]) \} \}$$

Clock calibration time is as follows:

$$\text{Clock calibration time[s]} = \text{Wakeup timer clock cycle} * \text{Clock calibration time setting}$$

[Example]

Assuming no division in the internal high speed clock, calibration time is set as 10 cycle. Set 1,000 to Wake-up interval timer:

$$\begin{aligned} \text{condition: wake-up timer clock frequency} &= 32.768\text{kHz} \\ \text{detection clock division setting CLK\_CAL\_DIV}[3:0][\text{CLK\_CAL\_SET: B0 0x70}(7-4)] &= 0b0000 \\ \text{clock calibration time setting}[\text{CLK\_CAL\_TIME}] &= 0x0A \\ \text{wake-up timer interval}[\text{WUT\_INTERVAL\_H/L: B0 0x2F,30}] &= 0x03E8 \end{aligned}$$

$$\begin{aligned} \text{Theoretical high speed clock count} &= (1/32.768\text{kHz}) * 10 / (1/26\text{MHz}) \\ &= 7934(0x1EFE) \end{aligned}$$

If getting [CLK\_CAL\_H/L: B0 0x72,73] = 0x1E17 (7703)

$$\text{Counter difference} = 7703 - 7934 = -231$$

$$\text{Frequency shift} = 1 / \{ 1/32.768\text{kHz} + (-231) / 10 * 1/26\text{MHz} \} - 1/32.768\text{kHz} = 0.983 \text{ kHz}$$

Then finding wake-up timer clock frequency accuracy is +3% higher. And the compensation vale (C) is calculared as below:

$$\begin{aligned} C &= \text{Wake-up timer interval}[\text{WUT\_INTERVAL\_H/L: B0 0x2F,30}] * \text{frequency shift} / 32.768 \\ &= 1000 * 0.983\text{kHz} / 32.768\text{kHz} \\ &= 30 \end{aligned}$$

Therefore, setting [WUT\_INTERVAL\_H/L: B0 0x2F,30] = 1000 + 30 = 1030 = 0x0406 to achive more accurate interval timinig.

(Note)

If calibration time is too short or if high speed counter is divided into low speed clock, calibration may not be accurate.

## ■ LSI adjustment items and adjustment method

### ● PA adjustment

ML7406 has output circuits for 1mW and 20mW (10mW as well).  
Output circuits can be selected by PA\_MODE[1:0] ([PA\_MODE: B0 0x67(5-4)]).

PA_MODE[1:0]	Output circuit
0b00	1mW
0b01	10mW
0b10	20mW
0b11	Not allowed

Output power can be adjusted by the following 3 registers.

Coarse adjustment 1 PA\_REG[3:0] ([PA\_MODE: B0 0x67(3-0)]) 16 resolutions  
 Coarse adjustment 2 PA\_ADJ[3:0] ([PA\_ADJ: B0 0x69(3-0)]) 16 resolutions  
 Fine adjustment PA\_REG\_FINE\_ADJ[4:0] ([PA\_REG\_FINE\_ADJ: B0 0x68(4-0)]) 32 resolutions

#### Coarse adjustment 1: PA regulator voltage adjustment

Setting regulator voltage according to the desired output level.

However, please set PA regulator voltage to less than [VDD\_PA(pin#22) – 0.3V].

PA_REG[3:0] [PA_MODE:B0 0x67]	PA regulator voltage[V]
0b0000	1.20
0b0001	1.32
0b0010	1.44
0b0011	1.56
0b0100	1.68
0b0101	1.80
0b0110	1.92
0b0111	2.04
0b1000	2.16
0b1001	2.28
0b1010	2.40
0b1011	2.52
0b1100	2.64
0b1101	2.76
0b1110	2.88
0b1111	3.00

#### Coarse adjustment 2: PA output gain adjustment

Controlling output power by adjusting PA gain. Adjustment steps are 0.4dB to 1.5dB.

[PA\_ADJ: B0 0x69]=0x0F: output PA gain maximum.

[PA\_ADJ: B0 0x69]=0x00: output gain minimum.

#### Fine adjustment: PA regulator voltage fine adjustment

Fine tuning output power by adjusting PA regulator voltage. Adjustment step is less than 0.2dB.


[PA\_REG\_FINE\_ADJ B0 0x68]=0x1F: maximum

[PA\_REG\_FINE\_ADJ B0 0x68]=0x00: minimum

(Note)

In order to achieve the most optimized result, Matching circuits may vary depending on the output mode.

○PA output adjustment flow






●VCO adjustment

In order to compensate VCO operation margin, optimized capacitance compensation value should be set in each TX/RX operation and frequency. This capacitance compensation value can be acquired by VCO calibration. By performing VCO calibration when power-up or reset, acquired capacitance compensation values for upper limit and lower limit of operation frequency range (for both TX/RX), based on this value optimised capacitance value is applied during TX/RX operation.

○VCO adjustment flow

The following flow is the procedure for acquiring capacitance compensation value when power-up or reset.



(Note)

VCO calibration should be performed only during IDLE state .



VCO calibration is necessary every 0.6ms to 3.9ms.

After completion, capacitance compensation values are stored in the following registers.

Capacitance compensation value at low limit frequency: [VCAL\_MIN: B1 0x52]

Capacitance compensation value at upper limit frequency: [VCAL\_MAX: B1 0x53]

In actual operation, based on the 2 compensation values, the most optimized capacitance value for the frequency is calculated and applied. The calculated value is stored in [VCO\_CAL: B0 0x6E].

By evaluation stage, if below values are stored in the MCU memory and uses these values upon reset or power-up, calibration operation can be omitted.

Registers to be saved in the MCU memory.

[VCO\_CAL\_MIN\_I: B1 0x4D]

[VCO\_CAL\_MIN\_FH: B1 0x4E]

[VCO\_CAL\_MIN\_FM: B1 0x4F]

[VCO\_CAL\_MIN\_FL: B1 0x50]

[VCO\_CAL\_MAX\_N: B1 0x51]

[VCAL\_MIN: B1 0x52]

[VCAL\_MAX: B1 0x53]

(Note)

1. For low limit frequency, please use frequency at least 2.2MHz lower than operation frequency.
2. Upper limit frequency should be selected so that operation frequency is in the frequency range.
3. In case of like a channel change, if the setting frequency is outside of calibration frequency range, calibration has to be performed again with proper frequency.
4. If PLL unlock occurs, PLL unlock interrupt (INT[02] group1) will generate. The following shows the ML7406 operation related with LSI state and PLL\_LD\_EN([PLL\_LOCK\_DETECT:B1 0x0B(7)]) setting, after interrupt generation.

LSI state	check timig of PLL unlock detection	PLL lock detection control setting and ML7406 operation after interrupt generation	
		PLL_LD_EN=0b1 [PLL_LOCK_DETECT:B1 0x0B(7)]	PLL_LD_EN=0b0 [PLL_LOCK_DETECT:B1 0x0B(7)]
TX	PA_ON ="H"	interrupt occurs and TX stops forcibly	interrupt occurs and TX is continued
RX	RX enable ="H"	interrupt occurs and RX is continued	interrupt occurs and RX is continued

#### ○VCO low limit frequency setting

VCO low limit frequency can be set as described in the “channel frequency setting”.  $I$  is set to [VCO\_CAL\_MIN\_I:B0 0x4D] register,  $F$  is set to [VCO\_CAL\_MIN\_FH:B0 0x4E], [VCO\_CAL\_MIN\_FM:B0 0x4F], [VCO\_CAL\_MIN\_FL:B0 0x50] registers in MSB – LSB order.

example) If operation low limit frequency is 870MHz, setting value should be lower than 2.2MHz, Then in following example, low limit frequency is set to 866MHz, master clock frequency is 26MHz.

$$I = 866\text{MHz}/26\text{MHz (Integer part)} = 33(0x21)$$

$$F = (866\text{MHz}/26\text{MHz}-33) \times 2^{20} \text{ (Integer part)} = 12905550 (0xC4EC4E)$$

Setting values for each register is as follows:

[VCO\_CAL\_MIN\_I] = 0x21

[VCO\_CAL\_MIN\_FH] = 0xC4

[VCO\_CAL\_MIN\_FM] = 0xEC

[VCO\_CAL\_MIN\_FL] = 0x4E

○VCO upper limit frequency setting

VCO upper limit frequency is calculated as following formula, based on low limit frequency value and VCO\_CAL\_MAX\_N[3:0] ([VCO\_CAL\_MAX\_N: B1 0x51(3-0)]).

$$\text{VCO calibration upper limit frequency} = \text{VCO calibration low limit frequency (B1 0x4E-0x50)} + \Delta F(\text{B1 0x51})$$

$\Delta F$  is defined in the table below.

VCO_CAL_MAX_N[3:0]	$\Delta F$ [MHz]
0b0000	0
0b0001	0.8125
0b0010	1.625
0b0011	3.25
0b0100	6.5
0b0101	13
0b0110	26
0b0111	52
0b1000	82.875
0b1001	104
Other than above	prohibited

●Energy detection value (ED value) adjustment


[ED value adjustment]

ED value is calculated by RSSI signal (analog signal) from RF part,. By performing the following adjustment, it is possible to correct the variation in LSIs.

The gain adjustment and related registers are described below.

In order to cover wider input range, gain should be changed at given point. Threshold for gain change points are set to [GAIN\_LTOM: B1 0x0C], [GAIN\_MTOH: B1 0x0F], [GAIN\_ADJ\_M: B1 0x10] and [GAIN\_ADJ\_L: B1 0x11] registers are used to addition values to maintain linearity when changing gain. RSSI slope can be set to [RSSI\_MAG\_ADJ: B1 0x13] register so that ED value can be between 0x00(min) and 0xFF(max). Please set to these registers based on the “Initialization table”, do not change the setting for these registers for tuning.

Adjusting the input level variation for the same input level can be set to [RSSI\_ADJ: B0 0x66] register. It must compensate the slope before compensation defined by [RSSI\_MAG\_ADJ:B0 0x13] register. However, if positive value is set , ED value cannot be decreased down to 0x00 at low input signal level. If negative value is set, ED value cannot be increased up to 0xFF.



Operation in the High gain range:  
 Operation in the Middle gain range:  
 Operation in the Low gain range:

RSSI value>GAIN\_HtoM, and move to Middle gain.  
 RSSI value>GAIN\_MtoL, and move to Low gain.  
 GAIN\_MtoH≥RSSI value, and move to High gain.  
 GAIN\_LtoM≥RSSIvalue, and move to Middle gain.


### ●Oscillation circuit adjustment

In case of using a crystal oscillator (ML7406C), crystal oscillator frequency deviation can be tuned by adjusting load capacitance of XIN pin (pin#5) and XOUT pin (pin #6). Load capacitance can be adjusted by [OSC\_ADJ1: B0 0x62] and [OSC\_ADJ2: B0 0x63].

Adjustable capacitance is as follows:

[OSC\_ADJ1] Coarse adjustment of load capacitance: **0.7pF/step (setting range: 0x00 to 0x0F)**

[OSC\_ADJ2] Fine adjustment of load capacitance: **0.02pF/step (setting range: 0x00 to 0x77)**



## ■Registers

### ●Registers map

Addressing range for each register BANK are 0x00-0x7F(128 bytes). Grey colours in the table are unused bits or reserved bits . Please use the initial setting value, as reserved bits may be used for functions not open to the customers. It may cause unexpected operation.

Each BANK can be selected by [BANK\_SEL] register (B0 0x00, B1 0x00, B2 0x00, B3 0x00), enabling each bank in bit7-4 (B\*\_ACEN) and specified BANK number to bit3-0.

If registers value is specified in the description, do not change.

## BANK0

address [HEX]	Register name	description	bit										
			7	6	5	4	3	2	1	0			
00	BANK_SEL	Register access bank selection											
01	RST_SET	Software reset setting											
02	CLK_SET1	Clock configuration 1											
03	CLK_SET2	Clock configuration 2											
04	PKT_CTRL1	Packet configuration 1											
05	PKT_CTRL2	Packet configuration 2											
06	DRATE_SET	Data rate setting											
07	DATA_SET1	TX/RX data configuration 1											
08	DATA_SET2	TX/RX data configuration 2											
09	CH_SET	RF channel setting											
0A	RF_STATUS_CTRL	RFauto status transition control											
0B	RF_STATUS	RFstate setting and status indication											
0C	DIO_SET	DIO mode configuration											
0D	INT_SOURCE_GRP1	Interrupt status for INT0 to INT7											
0E	INT_SOURCE_GRP2	Interrupt status for INT8 to INT15 (RX)											
0F	INT_SOURCE_GRP3	Interrupt status for INT16 to INT23 (TX)											
10	INT_EN_GRP1	Interrupt mask for INT0 to INT7											
11	INT_EN_GRP2	Interrupt mask for INT8 to INT15											
12	INT_EN_GRP3	Interrupt mask for INT16 to INT23											
13	CRC_ERR_H	CRC error status (high byte)											
14	CRC_ERR_M	CRC error status (middle byte)											
15	CRC_ERR_L	CRC error status (low byte)											
16	STATE_CLR	State clear control											
17	TXFIFO_THRH	TX FIFO-Full level setting											
18	TXFIFO_THRL	TX FIFO-Empty threshold, FAST_TXenable threshold											
19	RXFIFO_THRH	RX FIFO-Full threshold											
1A	RXFIFO_THRL	RX FIFO-Empty threshold											
1B	C_CHECK_CTRL	Control field (C-field) detection setting											
1C	M_CHECK_CTRL	Manufacture ID field (M-field) detection setting											
1D	A_CHECK_CTRL	Address field (A-field) detection setting											
1E	C_FIELD_CODE1	C-field setting code #1											
1F	C_FIELD_CODE2	C-field setting code #2											
20	C_FIELD_CODE3	C-field setting code #3											
21	C_FIELD_CODE4	C-field setting code #4											
22	C_FIELD_CODE5	C-field setting code #5											
23	M_FIELD_CODE1	M-field 1 <sup>st</sup> byte setting code #1											
24	M_FIELD_CODE2	M-field 1 <sup>st</sup> byte setting code #2											
25	M_FIELD_CODE3	M-field 2 <sup>nd</sup> byte setting code #1											
26	M_FIELD_CODE4	M-field 2 <sup>nd</sup> byte setting code #2											
27	A_FIELD_CODE1	A-field 1 <sup>st</sup> byte setting											
28	A_FIELD_CODE2	A-field 2 <sup>nd</sup> byte setting											
29	A_FIELD_CODE3	A-field 3 <sup>rd</sup> byte setting											
2A	A_FIELD_CODE4	A-field 4 <sup>th</sup> byte setting											
2B	A_FIELD_CODE5	A-field 5 <sup>th</sup> byte setting											
2C	A_FIELD_CODE6	A-field 6 <sup>th</sup> byte setting											
2D	SLEEP/WU_SET	SLEEP execution and Wake-up operation setting											
2E	WUT_CLK_SET	Wake-up timer clock division setting											
2F	WUT_INTERVAL_H	Wake-up timer interval setting (high byte)											
30	WUT_INTERVAL_L	Wake-up timer interval setting (low byte)											
31	RX_DURATION	Continue operation timer (after Wake-up) setting											
32	GT_SET	General purpose timer configuration											
33	GT_CLK_SET	General purpose timer clock division setting											
34	GT1_TIMER	General purpose timer #1 setting											
35	GT2_TIMER	General purpose timer #2 setting											

address [HEX]	Register name	description	bit								
			7	6	5	4	3	2	1	0	
36	CCA_IGNORE_LVL	ED threshold level setting for excluding CCA judgement									
37	CCA_LVL	CCA threshold level setting									
38	CCA_ABORT	Timing setting for forced termination of CCA operation									
39	CCA_CTRL	CCA control setting and result indication									
3A	ED_RSLT	ED value indication									
3B	IDLE_WAIT_H	IDLE detection period setting during CCA (high 2 bits)									
3C	IDLE_WAIT_L	IDLE detection period setting during CCA (low byte)									
3D	CCA_PROG_H	IDLE detection elapsed time display (during CCA high byte)									
3E	CCA_PROG_L	IDLE detection elapsed time display during CCA(low byte)									
3F-40	Reserved										
41	ED_CTRL	ED detection control setting									
42	TXPR_LEN_H	TX preamble length setting (high byte)									
43	TXPR_LEN_L	TX preamblelength setting (low byte)									
44	POSTAMBLE_SET	Postamble length and pattern setting									
45	SYNC_CONDITION1	RX preamble setting and ED control setting									
46	SYNC_CONDITION2	ED threshold setting during synchronization									
47	SYNC_CONDITION3	Tolerance of bit error setting in RX preamble and SyncWord detection									
48	2DIV_CTRL	Antenna diversity setting									
49	2DIV_RSLT	Antenna diversity result									
4A	ANT1_ED	ANT1 ED value during antenna diversity									
4B	ANT2_ED	ANT2 ED value during antenna diversity									
4C	ANT_CTRL	Antenna control setting for TX, CCA or RX									
4D	MON_CTRL	Monitor function setting									
4E	GPIO0_CTRL	GPIO0 pin (pin#16) configuration setting									
4F	GPIO1_CTRL	GPIO1 pin (pin#17) configuration setting									
50	GPIO2_CTRL	GPIO2 pin (pin#18) configuration setting									
51	GPIO3_CTRL	GPIO3 pin (pin#19) configuration setting									
52	EXTCLK_CTRL	EXT_CLK pin (pin #10) control setting									
53	SPI/EXT_PA_CTRL	SPI interface IO configuration /external PA control setting									
54	IF_FREQ_H	IF frequency setting (high byte)									
55	IF_FREQ_L	IF frequency setting (low byte)									
56	IF_FREQ_CCA_H	IF frequency setting during CCA operation (high byte)									
57	IF_FREQ_CCA_L	IF frequency setting during CCA operation (low byte)									
58	BPF_ADJ_H	Bandpass filter capacitance adjustment (high 2 bits)									
59	BPF_ADJ_L	Bandpass filter capacitance adjustment (low byte)									
5A-5B	Reserved										
5C	BPF_CO	BPF coefficient									
5D	BPF_CO_CCA	BPFcoefficient (CCA)									
5E	IFF_ADJ_H	Demodulator DC level adjustment (high 2 bits)									
5F	IFF_ADJ_L	Demodulator DC level adjustment (low byte)									
60	IFF_ADJ_CCA_H	Demodulator DC level adjustment during CCA (high 7 bits)									
61	IFF_ADJ_CCA_L	Demodulator DC level adjustment during CCA (low byte)									
62	OSC_ADJ1	Coarse adjustment of load capacito for oscillation circuits									
63	OSC_ADJ2	Fine adjustment of load capaciatnce for oscillation circuits									
64	OSC_ADJ3	Oscillation circuits bias adjustment									
65	OSC_ADJ4	Oscillation circuits bias adjustment (high speed start-up)									
66	RSSI_ADJ	RSSI value adjustment									
67	PA_MODE	PA mode setting/PA regulator coarse adjustment									
68	PA_REG_FINE_ADJ	PA regulator fine adjustment									
69	PA_ADJ	PA gain adjustment									
6A	Reserved										
6B	Reserved										
6C	IQ_MAG_ADJ	IF I/Q amplitude balance adjustment									
6D	IQ_PHASE_ADJ	IF I/Q phase balance adjustment									

address [HEX]	Register name	description	bit								
			7	6	5	4	3	2	1	0	
6E	VCO_CAL	VCO calibration setting or status indicarion									
6F	VCO_CAL_START	VCO calibration execution									
70	CLK_CAL_SET	Clock calibration setting									
71	CLK_CAL_TIME	Clock calibration time setting									
72	CLK_CAL_H	Clock calibration value readout (high byte)									
73	CLK_CAL_L	Clock calibration value readout (low byte)									
74	Reserved										
75	SLEEP_INT_CLR	Interrupt clear setting during SLEEP state									
76	RF_TEST_MODE	TX test pattern setting									
77	STM_STATE	Sate machine status and synchronization status indication									
78	FIFO_SET	FIFO readout setting									
79	RD_FIFO_LAST	RX FIFO data usage status indication									
7A	TX_PKT_LEN_H	TX packet length setting (high byte)									
7B	TX_PKT_LEN_L	TX packet length setting (low byte)									
7C	WR_TX_FIFO	TX FIFO									
7D	RX_PKT_LEN_H	RX packet length indication (high byte)									
7E	RX_PKT_LEN_L	RX packet length indication (low byte)									
7F	RD_FIFO	FIFO read									



## BANK1

address [HEX]	Register name	description	bit							
			7	6	5	4	3	2	1	0
00	BANK_SEL	BANK selection								
01	CLK_OUT	CLK_OUT (GPIO) output frequency setting								
02	TX_RATE_H	TX data rate conversion setting (high 4 bits)								
03	TX_RATE_L	TX data rate conversion setting (low byte)								
04	RX_RATE1_H	RX data rate conversion setting1 (high 4 bits)								
05	RX_RATE1_L	RX data rate conversion setting1 (low byte)								
06	RX_RATE2	RX data rate conversion setting2								
07	Reserved									
08	ADC_CLK_SET	RSSI ADC clock frequency setting								
09	TEMP	Temperature digital value indication								
0A	Reserved									
0B	PLL_LOCK_DETECT	PLL lock detection setting								
0C	GAIN_MTOL	Threshold level setting for switching middle gain to low gain								
0D	GAIN_LTOM	Threshold level setting for switching low gain to middle gain								
0E	GAIN_HTOM	Threshold level setting for switching high gain to middle gain								
0F	GAIN_MTOH	Threshold level setting for switching middle gain to high gain								
10	RSSI_ADJ_M	RSSI offset value setting during middle gain operation								
11	RSSI_ADJ_L	RSSI offset value setting during low gain operation								
12	RSSI_STABLE_TIME	RSSI stabilization wait time setting								
13	RSSI_MAG_ADJ	Scale factor setting for ED value conversion								
14	RSSI_VAL	RSSI value indication								
15	AFC/GC_CTRL	AFCcontrol/gain controlmode setting								
16	CRC_POLY3	CRC polynomial setting 3								
17	CRC_POLY2	CRC polynomial setting 2								
18	CRC_POLY1	CRC polynomial setting 1								
19	CRC_POLY0	CRC polynomial setting 0								
1A	Reserved									
1B	TXFREQ_I	TX frequency setting (I counter)								
1C	TXFREQ_FH	TX frequency setting (F counter high 4bit)								
1D	TXFREQ_FM	TX frequency setting (F counter middle byte)								
1E	TXFREQ_FL	TX frequency setting (F counter low byte)								
1F	RXFREQ_I	RX frequency setting (I counter)								
20	RXFREQ_FH	RX frequency setting (F counter high 4bit)								
21	RXFREQ_FM	RX frequency setting (F counter middle byte)								
22	RXFREQ_FL	RX frequency setting (F counter low byte)								
23	CH_SPACE_H	Channel space setting (high byte)								
24	CH_SPACE_L	Channel space setting (low byte)								
25	SYNC_WORD_LEN	SyncWord length setting								
26	SYNC_WORD_EN	SyncWord enable setting								
27	SYNCWORD1_SET0	SyncWord #1 setting (bit24-31)								
28	SYNCWORD1_SET1	SyncWord #1 setting (bit16-23)								
29	SYNCWORD1_SET2	SyncWord #1 setting (bit8-15)								
2A	SYNCWORD1_SET3	SyncWord #1 setting (bit0-7)								
2B	SYNCWORD2_SET0	SyncWord #2 setting (bit24-31)								
2C	SYNCWORD2_SET1	SyncWord #2 setting (bit16-23)								
2D	SYNCWORD2_SET2	SyncWord #2 setting (bit8-15)								
2E	SYNCWORD2_SET3	SyncWord #2 setting (bit0-7)								
2F	FSK_CTRL	GFSK/FSK modulation timing resolution setting								
30	GFSK_DEV_H	GFSK frequency deviation setting (high 6 bits)								
31	GFSK_DEV_L	GFSK frequency deviation setting (low byte)								
32	FSK_DEV0_H/GFIL0	FSK 1 <sup>st</sup> frequency deviation setting (high 6 bits) / Gaussian filter coefficient setting 0								
33	FSK_DEV0_L/GFIL1	FSK 1 <sup>st</sup> frequency deviation setting (low byte) / Gaussian filter coefficient setting 1								
34	FSK_DEV1_H/GFIL2	FSK 2 <sup>nd</sup> frequency deviation setting (high 6 bits) / Gaussian filter coefficient setting 2								

## BANK1(continue)

address [HEX]	Register name	description	bit																			
			7	6	5	4	3	2	1	0												
35	FSK_DEV1_L/GFIL3	FSK 2 <sup>nd</sup> frequency deviation setting (low byte) / Gaussian filter coefficient setting 3																				
36	FSK_DEV2_H/GFIL4	FSK 3 <sup>rd</sup> frequency deviation setting (high 6 bits) / Gaussian filter coefficient setting 4																				
37	FSK_DEV2_L/GFIL5	FSK 3 <sup>rd</sup> frequency deviation setting (low byte) / Gaussian filter coefficient setting 5																				
38	FSK_DEV3_H/GFIL6	FSK 4 <sup>th</sup> frequency deviation setting (high 6 bits) / Gaussian filter coefficient setting 6																				
39	FSK_DEV3_L	FSK 4 <sup>th</sup> frequency deviation setting (low byte)																				
3A	FSK_DEV4_H	FSK 5 <sup>th</sup> frequency deviation setting (high 6 bits)																				
3B	FSK_DEV4_L	FSK 5 <sup>th</sup> frequency deviation setting (low byte)																				
3C	FSK_TIM_ADJ4	FSK 4 <sup>th</sup> frequency deviation hold timing setting																				
3D	FSK_TIM_ADJ3	FSK 3 <sup>rd</sup> frequency deviation hold timing setting																				
3E	FSK_TIM_ADJ2	FSK 2 <sup>nd</sup> frequency deviation hold timing setting																				
3F	FSK_TIM_ADJ1	FSK 1 <sup>st</sup> frequency deviation hold timing setting																				
40	FSK_TIM_ADJ0	FSK no-deviation frequency (carrier frequency) hold timing setting																				
41-47	Reserved																					
48	2DIV_MODE	Antenna diversity mode setting																				
49	2DIV_SEARCH1	Antenna diversity search time setting 1																				
4A	2DIV_SEARCH2	Antenna diversity search time setting 2																				
4B	2DIV_FAST_LVL	ED threshold setting during Antenna diversity FAST mode																				
4C	Reserved																					
4D	VCO_CAL_MIN_I	VCO Calibration low limit frequency setting (I counter)																				
4E	VCO_CAL_MIN_FH	VCO Calibration low limit frequency setting (F counter high 4 bits)																				
4F	VCO_CAL_MIN_FM	VCO Calibration low limit frequency setting (F counter middle byte)																				
50	VCO_CAL_MIN_FL	VCO Calibration low limit frequency setting (F counter low byte)																				
51	VCO_CAL_MAX_N	VCO_CAL Max frequency setting																				
52	VCAL_MIN	VCO calibration low limit value indication and setting																				
53	VCAL_MAX	VCO calibration upper limit value indication and setting																				
54-55	Reserved																					
56	DEMOD_SET0	Demodulator configuration 0																				
57	DEMOD_SET1	Demodulator configuration 1																				
58	DEMOD_SET2	Demodulator configuration 2																				
59	DEMOD_SET3	Demodulator configuration 3																				
5A	DEMOD_SET4	Demodulator configuration 4																				
5B	DEMOD_SET5	Demodulator configuration 5																				
5C	DEMOD_SET6	Demodulator configuration 6																				
5D	DEMOD_SET7	Demodulator configuration 7																				
5E	DEMOD_SET8	Demodulator configuration 8																				
5F	DEMOD_SET9	Demodulator configuration 9																				
60	DEMOD_SET10	Demodulator configuration 10																				
61	DEMOD_SET11	Demodulator configuration 11																				
62	ADDR_CHK_CTR_H	Address check counter indication (high 3 bit)																				
63	ADDR_CHK_CTR_L	Address check counter indication (low byte)																				
64	WHT_INIT_H	Whitening initializing state setting (high 1bit)																				
65	WHT_INIT_L	Whitening initializing state setting (low 8bit)																				
66	WHT_CFG	Whitening polynomial generation setting																				
67-7E	Reserved																					
7F	ID_CODE	ID code indication																				

## BANK2

address [HEX]	Register name	description	bit									
			7	6	5	4	3	2	1	0		
00	BANK_SEL	BANK selection										
7E	CCA_MASK_SET	Filter stabilization setting during CCA										

## BANK3

address [HEX]	Register name	description	bit									
			7	6	5	4	3	2	1	0		
00	BANK_SEL	BANK selection										
23	2MODE_DET	2 modes detection setting (MODE-T and MODE-C)										

## (Note)

1. Other registers are closed register and access is limited. Accessible registers are written in the “initialization table”. calibration operation, do not access BANK1 registers.

### Application circuits example

The below diagram does not show decoupling capacitors for LSI power pins.  
 10uF decoupling capacitor should be placed to common 3.3V power pins .  
 MURATA LQW15series inductors are recommended.




Figure.Direct-Tie exmple





Figure. Diversity exmple

■ Package Dimensions




Remarks for surface mount type package

Surface mount type package is very sensitive affected by heating from reflow process, humidity during storing. Therefore, in case of reflow mouting process, please contact sales representative about product name, package name, number of pin, package code and required reflow process condition (reflow method, temperature, number of reflow process), storage condition.

## ■Footprint Pattern (Recommendation)

When laying out PC boards, it is important to design the foot pattern so as to give consideration to ease of mounting, bonding, positioning of parts, reliability, wiring, and elimination of solder bridges.

The optimum design for the foot pattern varies with the materials of the substrate, the sort and thickness of used soldering paste, and the way of soldering. Therefore when laying out the foot pattern on the PC boards, refer to this figure which mean the mounting area that the package leads are allowable for soldering PC boards.



**■Revision History**

Document No.	Release data	page		Revision description
		Before revision	After revision	
PEDL7406-01	Sep 14, 2012	-	-	Preliminary version
FJDL7406-01	June 12, 2013	-	-	Initial release
FJDL7406-02	July 9, 2013	-	-	2nd revision

(Note) Corrections in spelling , improvements in the description are not included in the Revision history.

NOTES

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2012-2013 LAPIS Semiconductor Co., Ltd.