

LAPIS Semiconductor

FEDL9058E-01

Issue Date: April. 13, 2007

ML9058E

132-Channel LCD Driver with Built-in RAM for LCD Dot Matrix Displays

GENERAL DESCRIPTION

The ML9058E is an LSI for dot matrix graphic LCD devices carrying out bit map display. This LSI can drive a dot matrix graphic LCD display panel under the control of an 8- bit microcomputer (hereinafter described MPU). Since all the functions necessary for driving a bit map type LCD device are incorporated in a single chip, using the ML9058E makes it possible to realize a bit map type dot matrix graphic LCD display system with only a few chips. Since the bit map method in which one bit of display RAM data turns ON or OFF one dot in the display panel, it is possible to carry out displays with a high degree of freedom such as Chinese character displays, etc. With one chip, it is possible to construct a graphic display system with a maximum of 65×132 dots. The display can be expanded further using two chips. However, the ML9058E is not used in a multiple chip configuration when a line reversal drive is set.

The ML9058E is made using a CMOS process. Because it has a built-in RAM, low power consumption is one of its features, and is therefore suitable for displays in battery-operated portable equipment.

The ML9058E has 65 common signal outputs and 132 segment signal outputs and one chip can drive a display of up to 65×132 dots.

FEATURES

 Direct display of the RAM data using the bit map method Display RAM data "1" ... Dot is displayed Display RAM data "0" ... Dot is not displayed (during forward display)

• Dis play RAM capacity

 $65 \times 132 = 8580 \text{ bits}$

• LCD Drive circuits

65 common outputs, 132 segment outputs

- MPU interface: Can select an 8-bit parallel or serial interface
- Built-in voltage multiplier circuit for the LCD drive power supply
- Built-in LCD drive voltage adjustment circuit
- Built-in LCD drive bias generator circuit
- Can select frame reversal drive or line reversal drive by command
- Built-in oscillator circuit (Internal RC oscillator/external clock input)
- A variety of commands

Read/write of display data, display O N/OFF, forward/reverse display, all dots O N/all dots OFF, set page address, set display start address, etc.

• P ower supply voltage

Logic power supply: V_{DD} - V_{SS} = 3.7 V to 5.5 V


Voltage multiplier reference voltage: V_{IN} - V_{SS} = 3.7 V to 5.5 V

(2- to 4-time multiplier available)

LCD Drive voltage: V_{BI} - V_{SS} = 6.0 to 18 V

- Package: Gold bump chip (Bump hardness: Low, DV)
 - : Gold bump chip (Bump hardness: High, CV)
- This device is not resistant to radiation and light.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

 $V_{SS} = 0 V$

Parameter	Symbol	Condition	Rated value	Unit	Applicable pins
Power supply voltage	V_{DD}	Tj = 25°C	-0.3 to +6.5	٧	V_{DD}
Bias voltage	V_{BI}	Tj = 25°C	-0.3 to +20	٧	V1 to V5
Voltage multiplier output voltage	V _{OUT}	Tj = 25°C	-0.3 to +20	>	V _{OUT}
Valtage multiplier reference		2-time multiplication	-0.3 to +5.5		
Voltage multiplier reference voltage	V_{IN}	3-time multiplication	-0.3 to +5.5	VV	IN
voltage		4-time multiplication	-0.3 to +5.0		
Input voltage	Vı	Tj = 25°C	-0.3 to V _{DD} +0.3 V		All inputs
Storage temperature range	T _{STG}	Chip	-55 to +125	ů	


Tj:Chip surface temperature

RECOMMENDED OPERATING CONDITIONS

 $V_{SS} = 0 V$

Parameter	Symbol	Condition	Rated value	Unit	Applicable pins
Power supply voltage	V _{DD} —		3.7 to 5.5	V	V _{DD}
Bias voltage	V _{BI}	_	6 to 18	V	V1 to V5
Valtage modification reference		2-time multiplication	3.7 to 5.5		
Voltage multiplier reference	V_{IN}	3-time multiplication	3.7 to 5.5	VV	IN
voltage		4-time multiplication	3.7 to 4.5		
Voltage multiplier output	\/	External input	6.0 to 18	V	V
voltage	V _{OUT}	External input	0.0 10 18	V	V _{OUT}
Operating temperature range	T_{JOP}	_	-40 to +85	°C	_

Note 1: The electrical characteristics are influenced by COG trace resistance. This LSI always has to be evaluated before using.



- Note 2: The voltages V_{DD} , V1 to V5, and V_{OUT} are values taking V_{SS} = 0 V as the reference.
- Note 3: The highest bias potential is V1 and the lowest is V_{SS}.
- Note 4: Always maintain the relationship $V1 \ge V2 \ge V3 \ge V4 \ge V5 \ge V_{SS}$ among these voltages.

Note 5: When using an external power supply, follow the procedure for power application.

When applying external power to the V_{OUT} pin only, apply V_{OUT} after V_{DD} . When applying external power to the V1 pin only, apply V1 after V_{DD} . When applying external power to the V1 pin to V5 pin, apply V1 to V5 after V_{DD} .

Note that the above (Note 4) must be satisfied including transient state at power application.

When using an external power supply, follow the procedure for power removal described Note 6: bel

When external power is in use for the V_{OUT} pin only, remove V_{OUT} after V_{DD} . When external power is in use for the V1 pin only, remove V1 after V_{DD} .

When external power is in use for the V1 pin to V5 pin, remove V1 to V5 after V_{DD}.

Note that the above (Note 4) must be satisfied including transient state at power removal.

ELECTRICAL CHARACTERISTICS

DC Characteristics

 $[V_{SS} = 0 \text{ V}, V_{DD} = 3.7 \text{ to } 5.5 \text{ V}, \text{Tj} = -40 \text{ to } +85^{\circ}\text{C}]$

				[V _S	$_{iS} = 0 V, V$	$V_{\rm DD} = 3.7 \ {\rm to}$	5.5 V, T	j =–40 to +85°C]
Para	meter	Symbol	Condition	Min	Тур М	ax U	nit	Applicable pins
"H" Input vo	oltage	V _{IH}		$0.8 \times V_{\text{DD}}$	_	V_{DD}	V	*1
"L" Input vo	oltage	V _{IL}		0	_	$0.2 \times V_{\text{DD}}$	V	'
"H" Input vo	oltage	V _{IH}		$0.8 \times V_{\text{DD}}$	_	V_{DD}		
"L" Input vo	oltage	V _{IL}		0	_	$0.2 \times V_{\text{DD}}$	V	*2
Hysteresis	width	ΔV V	_{DD} = 4.5 to 5.5 V	0.85	1.0	1.55		
"H" output	voltage	V _{OH}	$I_{OH} = -0.5 \text{ mA}$	$0.8 \times V_{\text{DD}}$	_	_	V	*3
"L" output v	/oltage	V_{OL}	$I_{OL} = 0.5 \text{ mA}$	_	_	$0.2 \times V_{\text{DD}}$	ľ	3
"H" Input cu	urrent	I _{IH}	$V_I = V_{DD}$	-1.0	_	+1.0	μA *4	*5
"L" Input cu	ırrent	I _{IL}	V _I = 0 V	-3.0	_	+3.0	μΑ 4	5
Input capad	citance	Cı	Tj=25°C F=10kHz	_	8 12		pF *	1, *2
•	V1 output voltage temperature gradient V1T		Tj = 25°C V1 = 12 V	-0.03 -0	05	-0.08	%/°C	V1
Reference	voltage	V_{REG}	Tj = 25°C	2.925	3.00	3.075	V	V _{RS}
V1 output v	/oltage	V1	*6	10.58	10.85	11.12	V	V1
Voltage mu	ultiplier	V _{OUT}	3-time multiplication *7	13.0	_		V	V _{OUT}
output volta	age	VOUT	4-time multiplication *8	15.9 —		ı	V	V _{OUT}
V _{OUT} - V1 v	oltage	Vot1	*9	0.6	_		V	V_{OUT} , $V1$
LCD driver ON resistance		R _{ON}	I _O = ±50 μA	l		10	kΩ	SEG1 to 131, COMS0, COMS1, COM0 to 63
	Internal	f	Tj = 25°C	18	22	26	kHz	*10
Oscillator	oscillation	f _{OSC}	1j = 25 C	14 —		31	kHz	
frequency	External input	f _{EXT}		18	22	26	kHz	CL*10

^{*1:} DB0 to DB5, DB7 (SI), FR, DOF Pins

^{*2:} A0, $\overline{CS1}$, CS2, CLS, M/ \overline{S} , C86, P/ \overline{S} , IRS, \overline{RD} (E), \overline{WR} (R/ \overline{W}), \overline{RES} , CL, DB6 (SCL) Pins

^{*3:} DB0 to DB7, FR, FRS, DOF, CL Pins

^{*4:} A0, RD (E), WR (R/W), CS1, CS2, CLS, M/S, C86, P/S, RES, IRS Pins

^{*5:} Applicable to the pins DB0 to DB5, DB6 (SCL), DB7 (SI), CL, FR, DOF in the high impedance state.

^{*6:} Tj = 25°C, α = 31, (1+Rb/Ra) = 4, V_{OUT} = 13.5 V (External input), LCD drive output = no-load

^{*7:} V $_{\text{IN}}$ = 4.8 V, voltage multiplier capacitor C1 = 2.6 to 4.0 μ F, voltage multiplier output load current I = 500 μ A. Only a voltage multiplier circuit operates, not activating the voltage adjustment circuit and V/F circuit, by command "2C".

- *8: V $_{\text{IN}}$ = 4.5 V, voltage multiplier capacitor C1 = 2.6 to 4.0 μ F, voltage multiplier output load current I = 500 μ A. Only a voltage multiplier circuit operates, not activating the voltage adjustment circuit and V/F circuit, by command "2C".
- *9: V1 load current I = $400 \mu A$. 8 V is externally input to V_{OUT} . The voltage adjustment circuit and V/F circuit operate by command "2B". LCD output = no load *10: See Table 1 for the relationship between the oscillator frequency and the frame frequency.

Table 1. Relationship among the oscillator frequency (f_{OSC}), external input frequency(f_{EXT}) display clock frequency (f_{LCDCK}), and LCD frame frequency (f_{FR})

Parar	n eter	Display clock frequency (f _{LCDCK})	LCD frame frequency (f _{FR})		
ML9058E	When the internal oscillator is used	f _{OSC} /4	$f_{OSC}/(4 \times 65)$		
MESOSOE	When the internal oscillator is not used	eter (f_{LCDCK}) In the internal oscillator is used $f_{OSC}/4$ f_{C}	EXT/(4× 65)		

ullet Operating current consumption value (1) D uring display operation, internal power supply OFF (The current flowing through V $_{DD}$ with V1 to V5 externally applied when an external power supply is used, not including the current for the LCD drive)

			SS ³	= 0 V, Tj	j = 25°C]	
Display mode	Complete Condition		R	ated valu	Unit	
Display mode	Symbol	Condition		Тур	Max	Offic
All-white I	DD	V _{DD} = 5 V, V1- V _{SS} = 11 V, no load	_	16	45	^
		V_{DD} = 3.7 V, V1- V_{SS} = 8 V, no load	1	12	35	μΑ
Chaokar nattarn		$V_{DD} = 5 \text{ V}, \text{ V1- V}_{SS} = 11 \text{ V}, \text{ no load}$	1	16	45	
Checker pattern	I _{DD}	$V_{DD} = 3.7 \text{ V}, \text{ V1- V}_{SS} = 8 \text{ V}, \text{ no load}$	_	12	35	μΑ

(2) During display operation, internal power supply ON (Total of currents flowing through V_{DD} and V_{IN})

	1 7 1	[V	(_{SS} = 0	V, Tj =	25°C]
Display	Symbol (C onditio	n .	Ra	ated value		Unit
mode	Symbol	Ondide	л	Min	Тур	Max	Offic
		Frame reversal, V_{DD} , V_{IN} = 5 V, 3-time voltage multiplication V1 - V_{SS} = 11 V, no load		_	100	170	
All-white I	DDIN	Frame reversal, V _{DD} , V _{IN} = 3.7 V, 4-time voltage multiplication V1 - V _{SS} = 8 V, no load		_	110	190	μΑ
		16-line reversal, $V_{DD,} V_{IN} = 5 \text{ V}$, 3-time voltage multiplication V1 - V_{SS} = 11 V, no load	_		100	170	
		Frame reversal, $V_{DD,} V_{IN} = 5 \text{ V}$, 3-time voltage multiplication V1 - V_{SS} = 11 V, no load		_	120	205	
Checker pattern	I _{DDIN}	Frame reversal, V_{DD} , V_{IN} = 3.7 V, 4-time voltage multiplication V1 - V_{SS} = 8 V, no load		_	130	220	μА
		16-line reversal, V _{DD,} V _{IN} = 5 V, 3-time voltage multiplication V1 - V _{SS} = 11 V, no load	_		120	205	


• Power save mode current consumption

 $[V_{SS} = 0 V, Tj = 25^{\circ}C]$


Parameter Sy	mbal	Condition	R	ated value		Unit
	mbol	Condition	Min	Тур	Max	Unit
Sleep mode	I _{DDS1}	$V_{DD} = 3.7 \text{ V}$	_	0.3	5	^
Standby mode	I _{DDS2}	V _{DD} = 3.7 V	_	9	15	μΑ

Parallel Interface Timing Characteristics

• System bus Write characteristics 1 (80-series MPU)



• System bus Read characteristics 1 (80-series MPU)



 $[V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, \text{ Tj} = -40 \text{ to } +85^{\circ}\text{C}]$


		0 175	Rated	Rated value	
Parameter Sy	mbol	Condition	Min	Max	Unit
Address hold time	t _{AH8}		5	_	
Address setup time	t _{AW8}		5	_	
System cycle time	t _{CYC8}		166	_	
Control L pulse width (WR) t	CCLW		30	_	
Control L pulse width (RD)	t _{CCLR}		70	_	
Control H pulse width (WR)	t _{CCHW}		55	_	ns
Control H pulse width (RD) t	CCHR		55	1	
Data setup time	t _{DS8}		30	1	
Data hold time	t _{DH8}		10	_	
RD Access time	t _{ACC8} —	CL = 100 pF		70	
Output disable time	t _{OH8}	CL = 100 pF	5 50		

 $[V_{DD} = 3.7 \text{ to } 4.5 \text{ V}, \text{ Tj} = -40 \text{ to } +85^{\circ}\text{C}]$


		£			
Parameter Sy	mbol	Condition	Rated value		Unit
Farameter Sy	IIIDOI	Condition	Min	Max	Offic
Address hold time	t _{AH8}		5	_	
Address setup time	t _{AW8}		5	_	
System cycle time	t _{CYC8}		300	1	
Control L pulse width (WR) t	CCLW		60	1	
Control L pulse width (RD)	t _{CCLR}		120	1	
Control H pulse width (WR)	t _{CCHW}		60	_	ns
Control H pulse width (RD) t	CCHR		60	_	
Data setup time	t _{DS8}		40	_	
Data hold time	t _{DH8}		15	_	
RD Access time	t _{ACC8} —	CL = 100 pF		140	
Output disable time	t _{OH8}	CL = 100 pF	10 10	0	

- Note 1: The input signal rise and fall times are specified as 15ns or less. When using the system cycle time for fast speed, the specified values are $(tr + tf) \le (t_{CYC8} - tf)$ $t_{\text{CCLW}} - t_{\text{CCHW}})$ or $(\text{tr} + \text{tf}) \leq (t_{\text{CYC8}} - t_{\text{CCLR}} - t_{\text{CCHR}})$. All timings are specified taking the levels of 20% and 80% of V_{DD} as the reference.
- The values of t_{CCLW} and t_{CCLR} are specified during the overlapping period of $\overline{CS1}$ at "L" (CS2 = Note 3: "H") and the "L" levels of WR and RD, respectively.

• System bus Write characteristics 2 (68-series MPU)



• System bus Read characteristics 2 (68-series MPU)



 $[V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, \text{ Tj} = -40 \text{ to } +85^{\circ}\text{C}]$

				Rated value		
Parameter Sy		mbol	Condition	Min	Max	Unit
Address hold time		t _{AH6}		5	_	
Address setup time		t _{AW6}		5	_	
System cycle time		t _{CYC6}		166	_	
Data setup time		t _{DS6}		30	_	
Data hold time		t _{DH6}		10	_	
Access time		t _{ACC6}	CL = 100 pF	_	70	ns
Output disable time		t _{OH6}		10	50	
Enable II pulse width	Read	t _{EWHR}		70	_	
Enable H pulse width	Write	t _{EWHW}		30	_	
Enable L pulse width	Read	t _{EWLR}		60	_	
Enable L pulse width	Write t	EWLW		60	_	

 $[V_{DD} = 3.7 \text{ to } 4.5 \text{ V}, \text{ Tj} = -40 \text{ to } +85^{\circ}\text{C}]$

Davamatar Cu		mala a l	Condition	Rated value		Unit	
Parameter Sy		mbol	Condition	Min	Max	Unit	
Address hold time		t _{AH6}		5	_		
Address setup time		t _{AW6}		5	_		
System cycle time		t _{CYC6}	300		_		
Data setup time		t _{DS6}	40		_		
Data hold time		t _{DH6}		15	_		
Access time		t _{ACC6}	CL = 100 pF	_	140	ns	
Output disable time		t _{OH6}	OL = 100 pr	10 100			
Enable H pulse width	Read t	EWHR	120		_		
Enable H pulse width	Write t	EWHW		60	_		
Enable L nulse width	Read t	EWLR	60		_		
Enable L pulse width	Write t	EWLW		60	_		


Note 1: The input signal rise and fall times are specified as 15ns or less. When using the system cycle time for fast speed, the specified values are $(tr + tf) \le (t_{CYC6} - t_{CYC6})$

 $t_{\text{EWLW}} - t_{\text{EWHW}}) \text{ or } (\text{tr + tf}) \leq (t_{\text{CYC6}} - t_{\text{EWLR}} - t_{\text{EWHR}}).$ Note 2: All timings are specified taking the levels of 20% and 80% of V_{DD} as the reference.

The values of t_{EWLW} and t_{EWLR} are specified during the overlapping period of $\overline{CS1}$ at "L" (CS2 = Note 3: "H") and the "H" level of E.

Serial Interface Timing Characteristics

• Serial interface



 $[V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, \text{ Tj} = -40 \text{ to } +85^{\circ}\text{C}]$

mbol	Condition	Rated value		Unit
IOOI	Condition	Min	Max	Ullit
tscyc		200	_	
t _{SHW}		75	_	
t _{SLW}		75	_	
t _{sas}		50	_	
t _{SAH}		100	_	ns
t _{SDS}		50		
t _{SDH}		50	_	
t _{CSS}		100		
t _{CSH}		100	_	
	tshw tslw tsas tsah tsds tsdb tsds tscs	tscyc tshw tslw tsas tsah tsah tsds tsdh tscs	mbol Condition tscyc 200 tshw 75 tslw 75 tsas 50 tsah 100 tsph 50 tscs 100	mbol Condition tscyc 200 tshw 75 tslw 75 tsas 50 tsah 100 tsph 50 tscs 50 tsch 50 tsch 50 tsch 50 tsch 50 tsch 100

Note 1: The input signal rise and fall times are specified as 15ns or less. Note 2: All timings are specified taking the levels of 20% and 80% of V_{DD} as the reference.


 $[V_{DD} = 3.7 \text{ to } 4.5 \text{ V}, \text{ Tj} = -40 \text{ to } +85^{\circ}\text{C}]$

Development on Civ	mala a l	Condition	Rated	value	Unit	
Parameter Sy	mbol	Condition	Min	Max	Offic	
Serial clock period	tscyc		250	_		
SCL "H" Pulse width	t _{SHW}		100	_		
SCL "L" Pulse width	t _{SLW}		100	_		
Address setup time	t _{SAS}		150	_		
Address hold time	t _{SAH}		150	_	ns	
Data setup time	t _{SDS}		100	_		
Data hold time	t _{SDH}		100	_		
CS setup time	t _{CSS}		150	_		
CS hold time	t _{CSH}		150	_		

Note 1: The input signal rise and fall times are specified as 15ns or less.

Note 2: All timings are specified taking the levels of 20% and 80% of V_{DD} as the reference.

• Display control output timing



 $[V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, \text{ Tj} = -40 \text{ to } +85^{\circ}\text{C}]$

Parameter Sy	mbol	Condition	F	Unit		
		Condition	Min	Тур	Max	Offic
FR Delay time	t _{DFR}	CL = 50 pF	_	10	40	ns


 $[V_{DD} = 3.7 \text{ to } 4.5 \text{ V}, \text{ Tj} = -40 \text{ to } +85^{\circ}\text{C}]$

Parameter Sy	mhal	Condition	F	Linit		
	mbol	Condition	Min	Тур	Max	Unit
FR Delay time	t _{DFR}	CL = 50 pF	_	20	80	ns

Note 1: All timings are specified taking the levels of 20% and 80% of V_{DD} as the reference.

Note 2: Valid only when the device operates in master mode.

• Reset input timing



 $[V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, \text{ Tj} = -40 \text{ to } +85^{\circ}\text{C}]$

Parameter Sy	mbol	Condition	R	Unit		
Farameter Sy	IIIDOI	Condition	Min	Тур	Max	Offic
Reset time	t _R		_	_	0.5	0
Reset "L" pulse width	t _{RW}		0.5 —		_	μs

 $[V_{DD} = 3.7 \text{ to } 4.5 \text{ V}, \text{ Tj} = -40 \text{ to } +85^{\circ}\text{C}]$

Doromotor Sv	mbol	Condition	R	Unit		
Parameter Sy	IIIDOI	Condition	Min	Тур	Max	Offic
Reset time	t _R		_	_	1	
Reset "L" pulse width	t _{RW}		1 —		_	μs

Note 1: The input signal rise and fall times $(t_r,\,t_f)$ are specified as 15 ns or less. Note 2: All timings are specified taking the levels of 20% and 80% of V_{DD} as the reference.

PIN DESCRIPTION

Function F	Pin name	Number of pins	I/O D	escr iption					
	DB0 to DB7	8 I/O		These are 8-bit bi-directional data bus pins that can be connected to 8-bit standard MPU data bus pins. When a serial interface is selected $(P/\overline{S} = \text{`L''})$: DB7: Serial data input pin (SI) DB6: Serial clock input pin (SCL) In this case, DB0 to DB5 will be in the high impedance state. DB0 to DB7 will all be in the high impedance state when the chip select is in the inactive state. Fix the DB0 to DB5 pins at "H" or "L" level.					
	A0 1		I	Normally, the lowest bit of the MPU address bus is connected and used for distinguishing between data and commands. A0 = "H": Indicates that DB0 to DB7 is display data. A1 = "L": Indicates that DB0 to DB7 is control data.					
	RES	11		Initial setting is made by making \overline{RES} = "L". The reset operation is made during the active level of the \overline{RES} signal.					
	CS1 CS2	21		These are t he c hip select si gnals. T he C hip Sele ct of t he Libecomes active when $\overline{CS1}$ is "L" and also CS2 is "H" and allows t input/output of data or commands.					
MPU Interface	RD (E)	11		The active level of this signal is "L" when connected to an 80-series MPU. This pin is connected to the $\overline{\text{RD}}$ signal of the 80-series MPU, and the data bus of the ML9058E goes into the output state when this signal is "L". The active level of this signal is "H" when connected to a 68-series MPU. This pin will be the Enable and clock input pin when connected to a 68-series MPU. When a serial interface is selected (P/ $\overline{\text{S}}$ = "L"), fix this pin at "H" or "L" level.					
	WR (R/W)	11		The active level of this signal is "L" when connected to an 80-series MPU. This pin is connected to the \overline{WR} signal of the 80-series MPU. The data on the data bus is latched into the ML9058E at the rising edge of the \overline{WR} signal. When connected to a 68-series MPU, this pin becomes the input pin for the Read/Write control signal. R/ \overline{W} = "H": Read, R/ \overline{W} = "L": Write When a serial interface is selected (P/ \overline{S} = "L"), fix this pin at "H" or "L" level.					
	C86 1		I	This is the pin for selecting the MPU interface type. C86 = "H": 68-Series MPU interface. C86 = "L": 80-Series MPU interface.					

Oscillator circuit CLS 1 CLS 1 Display timing generator circuit Display timing generator circuit sand pins will be as followed to depending on the states of M/S and CLS signals. Display timing generator circuit supply c	Function P	in name	Number of pins	I/O D	escr			iption					
P/S Data/command Data Read/Write Serial	MDH				$P/\overline{S} = 0$ $P/\overline{S} = 0$ The pi	"H": Parallel da "L": Serial data ns of the LSI h	ta input. input.						
Oscillator circuit CLS 1 CLS 1 I CLS = "H": The internal oscillator circuit is enabled. CLS = "L": The internal oscillator circuit is disabled (External input). When CLS = "L", the display clock is input at the pin CL. This is the pin for selecting whether to enable or disable the internal oscillator circuit is enabled. CLS = "L": The internal oscillator circuit is disabled (External input). When CLS = "L", the display clock is input at the pin CL. This is the pin for selecting whether master operation or sloperation is made towards the ML9058E. During slave operation is made towards the ML9058E. During slave operation with the LCD display system is achieved inputting the timing signals necessary for LCD display. M/S = "H": Master operation The functions of the different circuits and pins will be as followed depending on the states of M/S and CLS signals. M/S CLS Oscillator Power CL FR FRS DOC CL Signals.	_	P/S 1		I	P/S	Data/commai	nd D	ata	Read	/Write	Serial clock		
During serial data input, it is not possible to read the display dat the RAM This is the pin for selecting whether to enable or disable the inte oscillator circuit for the display clock. CLS 1 CLS 1 CLS 1 CLS 2 "H": The internal oscillator circuit is enabled. CLS = "L": The internal oscillator circuit is disabled (External input when CLS = "L", the display clock is input at the pin CL. This is the pin for selecting whether master operation or sl operation is made towards the ML9058E. During slave operat the synchronization with the LCD display system is achieved inputting the timing signals necessary for LCD display. M/S = "H": Master operation M/S = "L": Slave operation The functions of the different circuits and pins will be as followed depending on the states of M/S and CLS signals. M/S CLS Oscillator Power CL FR FRS DOSCILIATOR Supply circuit Supply circuit CL FR FRS DOSCILIATOR Supply circuit Supply circuit Output Out					"H"	A0	DB0	to DB7	RD.	WR	_		
Oscillator circuit CLS 1 CLS 1 CLS = "H": The internal oscillator circuit is enabled. CLS = "L", the display clock is input at the pin CL. This is the pin for selecting whether to enable or disable the internal oscillator circuit is enabled. CLS = "L": The internal oscillator circuit is disabled (External input when CLS = "L", the display clock is input at the pin CL. This is the pin for selecting whether master operation or sloperation is made towards the ML9058E. During slave operated the synchronization with the LCD display system is achieved inputting the timing signals necessary for LCD display. M/S = "H": Master operation M/S = "L": Slave operation The functions of the different circuits and pins will be as followed depending on the states of M/S and CLS signals. M/S CLS Oscillator Power circuit supply circuit CL FR FRS DOCIENTED CONTROLLS (CLS PR) The Enabled Enabled Output					"L"	A0	SI	(D7)	_	_	SCL(DB6)		
Oscillator circuit CLS 1 CLS 1 CLS = "H": The internal oscillator circuit is enabled. CLS = "L": The internal oscillator circuit is disabled (External input when CLS = "L", the display clock is input at the pin CL. This is the pin for selecting whether master operation or sloperation is made towards the ML9058E. During slave operated the synchronization with the LCD display system is achieved inputting the timing signals necessary for LCD display. M/S = "H": Master operation M/S = "L": Slave operation The functions of the different circuits and pins will be as followed depending on the states of M/S and CLS signals. M/S CLS Oscillator Power circuit supply circuit CL FR FRS DOWN THE Enabled Enabled Output					_	During serial data input, it is not possible to read the display data in							
operation is made towards the ML9058E. During slave operated the synchronization with the LCD display system is achieved inputting the timing signals necessary for LCD display. M/S = "H": Master operation M/S = "L": Slave operation The functions of the different circuits and pins will be as followed depending on the states of M/S and CLS signals. M/S CLS Oscillator Power CL FR FRS DO "H" "H" Enabled Enabled Output Outp		CLS 1		ı	CLS = "H": The internal oscillator circuit is enabled. CLS = "L": The internal oscillator circuit is disabled (External input).								
circuit supply circuit "H" Enabled Enabled Output Output Output Output	timing generator	M/ S 1		ı	operating the system of the sy	ion is made to nechronization ing the timing si "H": Master op "L": Slave oper inctions of the ding on the sta	wards the M with the LC gnals neces eration ation different ci tes of M/S a	IL9058E. D display ssary for rcuits and	During y systen LCD dis d pins v signals.	slave on is ach play.	peration, ieved by		
						circuit	supply circuit	CL	ГК	FNO	DOF		
I I I I I I "I" I Disabled I Enabled I Input I Outnut I O					"H"						Output		
							Enabled	Input	Output	Output	Output		
					"L" -						Input Input		

Function F	Pin name	Number of pins	I/O D	escr			iption		
				This is the The function M/S and C	on of this pi	n will be as	s follows depending on the states of		
				M/S	CLS	CL			
	01.4			"H"	"H"	Output			
	CL 1		I/O	H"	"L"	Input			
				" "	"H"	Input			
				_	"L" Inp	ut			
Display				When t he			l in t he master/slave m ode, t he connected.		
timing generator				This is the	input/outpu	ut pin for LC	D display frame reversal signal.		
circuit				M/S = "H": Output					
	FR 1		I/O	M/S = "L":	•				
				When the correspond			in the m aster/slave mode, t he connected.		
				This is the	blanking co	ontrol pin fo	or the LCD display.		
				M/S = "H": Output					
	DOF 1		I/O	psr					
							in the m aster/slave mode, t he e connected.		
	FRS 1		0	This is the output pin for static drive.					
	rko i		U	This pin is	used in co	mbination v	vith the FR pin.		
				This is the	pin for sele	ecting the re	esistor for adjusting the voltage V1.		
				IRS = "H":					
Power supply	IRS 1		I	IRS = "L": The internal resistor is not used. The voltage V1 is adjusted using the external potential divider resistors connected to the pins VR. This pin is effective only in the master operation. This pin is tied to the "H" or the "L" level during slave operation.					
circuit	V_{DD}	12	_				power supply pin V _{CC} .		
	V _{SS}	12	_	-		_	d to the system ground (GND).		
	V _{IN}	5	_	These are the reference power supply pins of the voltage multiplic circuit for driving the LCD.					

Function F	Pin name	Number of pins	I/O D	escr iption					
	V _{RS}	2	_	These are the test pins for the LCD power supply voltage adjustment circuit. Leave these pins open.					
	V _{OUT}	2	I/O	These are the output pins during voltage multiplication. Connect a capacitor between these pins and V _{SS} .					
	V1 V2			These are the multiple level power supply pins for the LC D power supply. The voltages specified for the LCD cells are applied to these pins after resistor network voltage division or after impedance transformation using operational amplifiers. The voltages are specified taking V_{SS} as the reference, and the following relationship should be maintained among them. $V1 \geq V2 \geq V3 \geq V4 \geq V5 \geq V_{SS}$ Master opera tion: When the pow er su pply i s O N, t he following					
	V3 V4	10 I/O		voltages are applied to V2 to V5 from the built-in power supply circuit. The selection of voltages is determined by the LCD bias set command.					
	V5			ML9058E					
				V2 8/9 × V1 6/7 × V1					
				V3 7/9 × V1 5/7 × V1					
				V4 2/9 × V1 2/7 × V1					
Power supply				V5 1/9 × V1 1/7 × V1					
circuit	VR 2		I	Voltage adjustment pins. Voltages between V1 and V_{SS} are applied using a resistance voltage divider. These pins are effective only when the internal resistors for voltage V1 adjustment are not used (IRS = "L"). Do not use these pins when the internal resistors for voltage V1					
				adjustment are used (IRS = "H").					
	VS1-3		0	These are the pins for connecting the negative side of the capacitors for voltage multiplication.					
	_			Connect capacitors between these pins and VC3+, VC5+. These are the pins for connecting the negative side of the capacitors					
	VS2-3		0	for voltage multiplication.					
				Connect capacitors between these pins and VC4+, VC6+.					
	VC3+ 3		0	These are the input pins for voltage multiplication. Apply the voltage equal to V_{IN} to the pins or leave them open, depending on voltage multiplication values.					
	VC4+ 3			These are the pins for connecting the positive side of the capacitors for voltage multiplication. Connect capacitors between VS2– and these pins.					
	V 04+ 3		0	For 3-time voltage multiplication, the pins are configured as inputs for voltage multiplication.					

Function F	Pin name	Number of pins	I/O D	escr iption						
	VC5+ 3		0	These are the for voltage mul	tiplication.			of the capacitors		
Power supply circuit	, , ,		9	_ ·	age multiplica			gured as inputs		
Circuit	VC6+ 3		0	These are the for voltage mul	tiplication.			of the capacitors		
				These are the One of the leve on the combina	els among V1	, V3, V4, a	nd V _{SS} is se	lected depending I the FR signal		
				RAM Data	FR	Forv		voltage Reverse display		
	SEG0 to			Н	Н		V1	V3		
	SEG131	132 O		Н	L		V _{SS}	V4		
				L	Н		V3	V1		
				L	L		V4	V _{SS}		
				Power save	_		V	ss		
LCD Drive				The output vo	ltage is V _{SS}	when the	Display OF	F command is		
output				These are the	LCD commo	n drive outp	uts.			
					One of the levels among V1, V2, V5, and V_{SS} is selected depending on the combination of the scan data and the FR signal.					
				Scan data	FR	Output	voltage			
				Н	Н	Vs	SS			
	COM0 to COM63	64 O		Н	L	V	1			
	COIVIOS			L	Н	V	2			
				L	L	V	5			
				Power save		Vs	SS			
				The outp ut v o	l tage i s V _{SS}	w hen the	D isplay O F	Fcommand is		
	COMS0 COMS1	20		These are the common output pins only for indicators. Both pins output the same signal. Leave these pins open when they are not used. The same signal is output in both master and slave operation modes.						
Test pin	TEST1	1	0	These are the during normal	-	ng the IC cl	nip. Leave	these pins open		
	DUMMY	67								
_	DUMMY- B	11		Leave this pin o	pen.					

FUNCTIONAL DESCRIPTION

MPU Interface

MPU R	ead mode	Write mode		
80-Series	Pin RD = "L"	Pin WR = "L"		
CO Corios	Pin R/W = "H"	Pin R/W = "L"		
68-Series	Pin E = "H"	Pin E = "H"		

In the case of the 80-series MPU interface, a command is started by applying a low pulse to the \overline{RD} pin or the \overline{WR} pin.

In the case of the 68-series MPU interface, a command is started by applying a high pulse to the E pin.

• Selection of interface type

The ML9058E carries out data transfer using either the 8-bit bi-directional data bus (DB0 to DB7) or the serial data input line (SI). Either the 8-bit parallel data input or serial data input can be selected as shown in Table 2 by setting the P/\overline{S} pin to the "H" or the "L" level.

Table 2 Selection of interface type (parallel/serial)

P/S	CS1 CS	52	A0	RD W	₹	C86	D7	D6	DB0 to DB5
H: Parallel input	CS1	CS2	A0	RD	\overline{WR}	C86	D7	D6	DB0 to DB5
L: Serial input	CS1	CS2	A0	_	_	_	SI	SCL	_

A hyphen (—) indicates that the pin can be tied to the "H" or the "L" level.

• Parallel interface

When the parallel interface is selected, $(P/\overline{S} = \text{``H''})$, it is possible to connect this LSI directly to the MPU bus of either an 80-series MPU or a 68-series MPU as shown in Table 3. depending on whether the pin C86 is set to "H" or "L".

Table 3 Selection of MPU during parallel interface (80-/68-series)

C86	CS1 CS2		A0	$\overline{RD} \overline{WR}$		DB0 to DB7
H: 68-Series MPU bus	CS1	CS2	A0	Е	R/W	DB0 to DB7
L: 80-Series MPU bus	CS1	CS2	A0	RD	WR	DB0 to DB7

The data bus signals are identified as shown in Table 4 below depending on the combination of the signals A0, \overline{RD} (E), and \overline{WR} (R/W) of Table 3.

Table 4 Identification of data bus signals during parallel interface

	Common 68	-Seri es	80-Series		
	A0 R/	\overline{W}	RD	WR	
Display data read	1	1	0	1	
Display data write	1	0	1	0	
Status read	0	1	0	1	
Control data write (command)	0	0	1	0	

Serial Interface

When the serial interface is selected (P/\overline{S} = "L"), the serial data input (SI) and the serial clock input (SCL) can be accepted if the chip is in the active state ($\overline{CS1}$ = "L" and CS2 = "H"). The serial interface consists of an 8-bit shift register and a 3-bit counter. The serial data is read in from the serial data input pin in the sequence DB7, DB6, ..., DB0 at the rising edge of the serial clock input, and is converted into parallel data at the rising edge of the 8th serial clock pulse and processed further. The identification of whether the serial data is display data or command is judged based on the A0 input, and the data is treated as display data when A0 is "H" and as command when A0 is "L". The A0 input is read in and identified at the rising edge of the (8 × n) th serial clock pulse after the chip has become active. Fig. 1 shows the signal chart of the serial interface. (When the chip is not active, the shift register and the counter are reset to their initial states. No data read out is possible in the case of the serial interface. It is necessary to take sufficient care about wiring termination reflection and external noise in the case of the SCL signal. We recommend verification of operation in an actual unit.)




Fig. 1 Signal chart during serial interface

• Chip select

The ML9058E has the two chip select pins $\overline{CS1}$ and CS2, and the MPU interface or the serial interface is enabled only when $\overline{CS1}$ = "L" and CS2 = "H". When the chip select signals are in the inactive state, the DB0 to DB7 lines will be in the high impedance state and the inputs A0, \overline{RD} , and \overline{WR} will not be effective. When the serial interface has been selected, the shift register and the counter are reset when the chip select signals are in the inactive state.

• Accessing the display data RAM and the internal registers

Accessing the ML9058E from the MPU side requires merely that the cycle time ($t_{\rm CYC}$) be satisfied, and high speed data tran sfer without requiring any wait time is possible. A lso, during the data tran sfer with the MPU, the ML9058E carries out a type of pipeline processing between LSIs via a bus holder associated with the internal data bus. For example, when the MPU writes data in the display data RAM, the data is temporarily stored in the bus holder, and is then written into the display data RAM before the next data read cycle. Further, when the MPU reads out data in the display data RAM, first a dummy data read cycle is carried out to temporarily store the data in the bus holder which is then placed on the system bus and is read out during the next read cy cle. There is a restriction on the read sequence of the display data RAM, which is that the read instruction immediately after setting the address does not read out the data of that address, but that data is output as the data of the address specified during the second data read sequence, and hence care should be taken about this during reading. Therefore, always one dummy read is necessary immediately after setting the address or after a write cycle: (The status read cannot use dummy read cycles.) This relationship is shown in Figs 2(a) and 2(b).

• Data write




Fig. 2(a) Write sequence of display data RAM

• Data read




Fig. 2(b) Read sequence of display data RAM

Dn = Data N = Address data

FEDL9058E-01

• Busy flag

The busy flag being "1" indicates that the ML9058E is carrying out reset operations, and hence no instruction other than a status read instruction is accepted during this period. The busy flag is output at pin DB7 when a status read instruction is executed.

Display Data RAM

• Display data RAM

This is the RAM storing the dot data for display and has an organization of 65 (8 pages \times 8 bits +1) \times 132 bits. It is possible to access any required bit by specifying the page address and the column address. Since the display data DB7 to DB0 from the MPU corresponds to the LCD display in the direction of the common lines as shown in Fig. 3, there are f ewer restrictions during display data transfer when the M L9058E is u sed in a multiple chip configuration, thereby making it easily possible to realize a display with a high degree of freedom. Also, since the display data RAM read/write from the MPU side is carried out via an I/O b uffer, it is done independent of the signal read operation for the LCD drive. Consequently, the display is not affected by flickering, etc., even when the display data RAM is accessed asynchronously during the LCD display operation.

DB0	0	1	1	1		0 C	OM0		
DB1	1	0	0	0	0		COM1		
DB2	0	0	0	0	0		COM2		
DB3	0	1	1	1	0		COM3		
DB4	1	0	0	0	0		COM4		
Display	data	RA	М					LCD Display	

Fig. 3 Relationship between display data RAM and LCD display

• Page address circuit

The page address of the display data RAM is specified using the page address set command as shown in Fig. 4. Specify the page address again when accessing after changing the page. The page address 8 (DB3, DB2, DB1, DB0 \rightarrow 1, 0, 0, 0) is the RAM area dedicated to the indicator, and only the display data DB0 is valid in this page.

• Column address circuit

The column address of the display data RAM is specified using the column address set command as shown in Fig. 4. Since the specified column address is incremented (by +1) every time a display data read/write command is issued, the MPU can access the display data continuously. Further, the incrementing of the column address is stopped at the column address of 83(H). Since the column address and the page address are independent of each other, it is necessary, for example, to specify separately the new page address and the new column address when changing from column 83(H) of page 0 to column 00(H) of page 1. Also, as is shown in Table 5, it is possible to reverse the correspondence relationship between the display data RAM column address and the segment output using the ADC command (the segment driver direction select command). This reduces the IC placement restrictions at the time of assembling LCD modules.

Table 5 Correspondence relationship between the display data RAM column address and the segment output

ADC		SEGMENT Output						
ADC	SEG0			SEG131				
DB0 = "0"	0(H)	\rightarrow	Column Address	\rightarrow	83(H)			
DB0 = "1"	83(H)	←	Column Address	←	0(H)			

• Line address circuit

The lin e address circu it is used for specifying the lin e address corresponding to the common output when displaying the contents of the display data RAM as is shown in Fig. 4. Normally, the topmost line in the display is specified using the display start line address set command (COM0 output in the forward display state of the common output, and COM63 output in the reverse display state). The display area is 64 lines in the direction of increasing line address from the specified display start line address. When the indicator-dedicated common output pin (COMS) is selected, data in Line Address 40 H = page 8 and bit 0 is displayed irrespective of the display start line address. COMS selection is 65th in order.

It is possible to carry out screen scrolling by dynamically changing the line address using the display start line address set command.

• Display data latch circuit

The display data latch circuit is a latch for temporarily storing the data from the display data RAM before being output to the LCD drive circuits. Si nce the commands for selecting forward/reverse display and turning the display ON/OFF control the data in this latch, the data in the display data RAM will not be changed.

Oscillator Circuit

This is an RC oscillator that generates the display clock. The oscillator circuit is effective only when $M/\overline{S} = \text{``H''}$ and also CLS = "H". The oscillations will be stopped when CLS = "L", and the display clock has to be input to the CL pin.




Fig. 4 Display data RAM address map

Display Timing Generator Circuit

This circuit generates the timing signals for the line address circuit and the display data latch circuit from the display clock. The display data is latched in the display data latch circuit and is output to the segment drive output pins in synchronization with the display clock. This circuit generates the timing signals for the line address circuit and the display data latch circuit from the display clock. The display data is latched in the display data latch circuit and is o utput to the segment drive output pins in synchronization with the display clock. The read out of the display data to the LCD drive circuits is completely independent of the display data RAM access from the MPU. As a result, there is no bad influence such as flickering on the display even when the display data RAM is accessed asynchronously during the LCD display. Also, the internal common timing and LCD frame reversal (FR) signals are generated by this circuit from the display clock. The drive waveforms of the frame reversal drive method shown in Fig. 5(a) for the LCD drive circuits are generated by this circuit. The drive waveforms of the line reversal drive method shown in Fig. 5(b) are also generated by the command.




Fig. 5(a) Waveforms in the frame reversal drive method




Fig. 5(b) Waveforms in the line reversal drive method

When the ML9058E is used in a multiple chip configuration, it is necessary to supply the slave side display timing signals (FR, CL, and $\overline{\text{DOF}}$) from the master side. However, when the line reversal drive is set, the ML9058E is not used in a multiple chip configuration.

The statuses of the signals FR, CL, and $\overline{\mathsf{DOF}}$ are shown in Table 6.

Table 6 Display timing signals in master mode and slave mode

	Operating mode	FR	CL	DOF
Master mode (M/ \overline{S} = "H")	Internal oscillator circuit enabled (CLS = H)	Output	Output	Output
Master mode (M/S = 11)	Internal oscillator circuit disabled (CLS = L)	Output	Input	Output
Slave mode (M/ \overline{S} = "L")	Internal oscillator circuit disabled (CLS = H)	Input	Input	Input
Slave House (IVI/S - L)	Internal oscillator circuit disabled (CLS = L)	Input	Input	Input

Note: D uring m aster mode, the oscillator circuit operates from the time the power is a pplied. The oscillator circuit can be stopped only in the sleep state.

Common Output State Selection Circuit (see Table 7)

Since the common output scanning directions can be set using the common output state selection command in the ML9058E, it is possible to reduce the IC placement restrictions at the time of assembling LCD modules.

Table 7 Common output state settings

State C	ommon Scanning direction
Forward Display	COM0 → COM63
Reverse Display	COM63 → COM0

LCD Drive Circuit

This LSI incorporates 181 sets of multiplexers for the ML9058E, that generate 4-level outputs for driving the LCD. These output the LCD drive voltage in accordance with the combination of the display data, common scanning signals, and the FR signal. Fig. 6 shows examples of the segment and common output waveforms in the frame reversal drive method.

Static Indicator Circuit

The FR pin is connected to one side of the LCD drive electrode of the static indicator and the FRS pin is connected to the other side.

The static indicator display is controlled by a command only independently of other display control commands. The electrode of the static indicator should has a wiring pattern that is distant from the dynamic drive electrode. If the wiring pattern is placed too near to the dynamic drive electrode, the LCD and electrode may be degraded.




Fig. 6 Output waveforms in the frame reversal drive method (FR waveform/common waveform/segment waveform/voltage difference between common and segment)

Power Supply Circuit

This is the low power consumption type power supply circuit for generating the voltages necessary for driving LCD devices, and consists of voltage multiplier circuits, voltage adjustment circuits, and voltage follower circuits. In the power supply circuit, it is possible to control the ON/OFF of each of the circuits of the voltage multiplier, voltage adjustment circuits, and voltage follower circuits using the power control set command. As a result, it is also possible to use parts of the functions of both the external power supply and the internal power supply. Table 8 shows the functions controlled by the 3-bit data of the power control set command and Table 9 shows a sample combination.

Table 8 Details of functions controlled by the bits of the power control set command

Control bit	Function controlled by the bit					
DB2	Voltage multiplier circuit control bit					
DB1	Voltage adjustment circuit (V1 voltage adjustment circuit) control bit					
DB0	Voltage follower circuit (V/F circuit) control bit					

Table 9 Sample combination for reference

					Circuit	External	Voltage	
State used	DB2	D B1	D B0	Voltage multiplier	I V/F		voltage input	multiplier pins *1
Only the inter nal p ower supply is used	11		1	0	0	0	V _{IN}	Used
Only V adjustm ent an d V/F circuits are used	0 1		1	×	0	0	V _{OUT}	OPEN
Only V/F circuits are used	0	0	1	×	×	0	V1	OPEN
Only the ex ternal pow er supply is used	0 0		0	×	×	×	V1 to V5	OPEN

^{*1:} The voltage multiplier pins are the pins VS1–, VS2–, VC3+, VC4+, VC5+, and VC6+. If combinations other than the above are used, normal operation is not guaranteed.

• Voltage multiplier circuits

The connections for 2- to 4-time voltage multiplier circuits are shown below.





Fig. 7 Connection examples for voltage multiplier circuits

The voltage relationships in voltage multiplication are shown in Fig. 8.



Voltage relationship in 3-time multiplication

Voltage relationship in 4-time multiplication

Fig. 8 Voltage relationships in voltage multiplication

*1: The voltage range of V_{IN} should be set from 6V to 18.33V so that the voltage at the pin V_{OUT} does not exceed the voltage multiplier output voltage operating range.

• Voltage adjustment circuit

The voltage multiplier output V_{OUT} produces the LCD drive voltage V1 via the voltage adjustment circuit. Since the M L9058E i ncorporates a h igh acc uracy con stant v oltage g enerator, a 64- level el ectronic pot entiometer function, and also resistors for voltage V1 adjustment, it is possible to build a high accuracy voltage adjustment circuit with very few components. In addition, the ML9058E is available with the temperature gradients of a VREG - about -0.05%/°C.

(a) When the internal resistors for voltage V1 adjustment are used

It is possible to control the LCD power supply voltage V1 and adjust the intensity of LCD display using commands and without needing any external resistors, if the internal voltage V1 adjustment resistors and the electronic potentiometer function are used. The voltage V1 can be obtained by the following equation A-1 in the range of V1<VOUT.

$$V1 = (1 + (Rb/Ra)) \bullet VEV = (1 + (Rb/Ra)) \bullet (1 - (\alpha/324)) \bullet VREG$$
 (Eqn. A-1)




Fig. 9 V1 voltage adjustment circuit (equivalent circuit)

VREG is a constant voltage generated inside the IC and VRS pin output voltage.

Here, α is the electronic potentiometer function which allows one level among 64 levels to be selected by merely setting the data in the 6-bit electronic potentiometer register. The values of α set by the electronic potentiometer register are shown in Table 10.

α	DB5 DB4	DB3		DB2 DB1	DB0	
 63	000			0	0	0
62	000			0	0	1
61	000			0	1	0
÷	÷	:	:	÷	÷	:
1	1	1	1	110		
Λ	111			1	1	1

Table 10 Relationship between electronic potentiometer register and α

Rb/Ra is the voltage V1 adjustment internal resistor ratio and can be adjusted to one of 7 levels by the voltage V1 adjustment internal resistor ratio set command. The reference values of the ratio (1 + Rb/Ra) according to the 3-bit data set in the voltage V1 adjustment internal resistor ratio setting register are listed in Table 11.

Table 11 Voltage V1 adjustment internal resistor ratio setting register values and the ratio (1+Rb/Ra) (Nominal)

	Register		(1 + Ph/Pa)
DB2	DB1	DB0	(1 + Rb/Ra)
0 0		0	3.0
0 0		1	3.5
0 1		0	4.0
0 1		1	4.5
1 0		0	5.0
1 0		1	5.5
11		0	6.0

Note: Use V1 ga in in the range from 3 to 6 tilmes. Because this LSI has temperature gradient, V1 voltage rises at lower temperatures. When using V1 gain of 6 times, adjust the built-in electronic potentiometer so that V1 voltage does not exceed 18 V.

When V1 is set using the built-in resistance ratio, the accuracies are shown in Table 12.

Table 12 Relation between V1 Output Voltage Accuracy and V1 Gain Using Built-in Resistor

December		V1 gain							
Parameter	3 times	3.5 times	4 times	4.5 times	5 times	5.5 times	6 times	Unit	
V1 output voltage accuracy	±2.5	±2.5	±2.5	±2.5	±2.5	±2.5	±2.5	%	
V1 maximum output voltage	9	10.5 12		13.5 15		16.5 18		V	

Note: The V1 maximum output voltages in Table 12 are nominal values when Tj = 25°C, and electronic potentiometer α = 0. The V1 output voltage accuracy in Table 12 are values when V1 load current I = 0 μ A, 20 V is externally input to V_{OUT}, and display is turned OFF.

(b) When external resistors are used (voltage V1 adjustment internal resistors are not used)

It is also possible to set the LCD drive power supply voltage V1 without using the internal resistors for voltage V1 adjustment but connecting external resistors (Ra' and Rb') between V_{SS} & VR and between VR & V1. Even in this case, it is possible to control the LCD power supply voltage V1 and adjust the intensity of LCD display using commands if the electronic potentiometer function is used.

The voltage V1 can be obtained by the following equation B-1 in the range of V1<V_{OUT} by setting the external resistors Ra' and Rb' appropriately.

 $V1 = (1 + (Rb'/Ra')) \bullet VEV = (1 + (Rb'/Ra')) \bullet (1 - (\alpha/324)) \bullet VREG$ (Eqn. B-1)




Fig. 10 V1 voltage adjustment circuit (equivalent circuit)

Setting example: Setting V1 = 7 V at $Tj = 25^{\circ}\text{C}$

When the electronic potentiometer register value is set to the middle value of (DB5, DB4, DB3, DB2, DB1, DB0) = (1, 0, 0, 0, 0, 0, 0), the value of α will be 31 and that of VREG will be 3.0 V, and hence the equation B-1 becomes as follows:

$$V1 = (1 + (Rb'/Ra')) \bullet (1 - (\alpha/324)) \bullet VREG$$

$$7 = (1 + (Rb'/Ra')) \bullet (1 - (31/324)) \bullet 3.0$$
 (Eqn. B-2)

Further, if the current flowing through Ra' and Rb' is set as 5 μ A, the value of Ra' + Rb' will be - Ra' + Rb' = 1.4 M Ω (Eqn. B-3)

and hence,

Rb'/Ra' = 1.58, $Ra' = 543 \text{ k}\Omega$, $Rb' = 857 \text{ k}\Omega$.

In this case, the variability range of voltage V1 using the electronic potentiometer function will be as given in Table 13.

Table 13 Example 1 of V1 variable-voltage range using electronic potentiometer function

V1 M	in	Тур	Max	Unit
Variable-voltage range	6.24 (α = 63)	$7.0 (\alpha = 31)$	$7.74 (\alpha = 0)$	[V]

(c) When external resistors are used (voltage V1 adjustment internal resistors are not used) and a variable resistor is also used

It is possible to set the LCD drive power supply voltage V1 using fine adjustment of Ra' and Rb' by adding a variable resistor to the case of using external resistors in the above case. Even in this case, it is possible to control the LCD power supply voltage V1 and adjust the intensity of LCD display using commands if the electronic potentiometer function is used.

The voltage V1 can be obtained by the following equation C-1 in the range of V1<V_{OUT} by setting the external resistors R₁, R₂ (variable resistor), and R₃ appropriately and making fine adjustment of R₂ (Δ R₂).

$$V1 = (1 + (R_3 + R_2 - \Delta R_2)/(R_1 + \Delta R_2)) \bullet VEV$$

= $(1 + (R_3 + R_2 - \Delta R_2)/(R_1 + \Delta R_2)) \bullet (1 - (\alpha/324)) \bullet VREG$ (Eqn. C-1)




Fig. 11 V1 voltage adjustment circuit (equivalent circuit)

Setting example: Setting V1 in the range 5 V to 9 V using R_2 at $T_j = 25$ °C.

When the electronic potentiometer register value is set to (DB5, DB4, DB3, DB2, DB1, DB0) = (1, 0, 0, 0, 0, 0, 0), the value of α will be 31 and that of VREG will be 3.0 V, and hence in order to make V1 = 9 V when $\Delta R_2 = 0\Omega$, the equation C-1 becomes as follows:

$$9 = (1 + (R_3 + R_2)/R_1) \bullet (1 - (31/324)) \bullet (3.0)$$
 (Eqn. C-2)

In order to make V1 = 5 V when $\Delta R_2 = R_2$,

$$5 = (1 + R_3/(R_1 + R_2)) \bullet (1 - (31/324)) \bullet (3.0)$$
 (Eqn. C-3)

Further, if the current flowing between V_{SS} and V1 is set as 5 μ A, the value of $R_1 + R_2 + R_3$ becomes-

$$R_1 + R_2 + R_3 = 1.8 \text{ M}\Omega \text{ (Eqn. C-4)}$$

and hence,

$$R_1 = 542 \text{ k}\Omega, R_2 = 436 \text{ k}\Omega, R_3 = 822 \text{ k}\Omega.$$

In this case, the variability range of voltage V1 using the electronic potentiometer function and the increment size will be as given in Table 13.

Table 14 Example 2 of V1 variable-voltage range using electronic potentiometer function and variable resistor

V1 M	in	Тур	Max	Unit
Variable-voltage range	$4.45 (\alpha = 63)$	$7.0 \ (\alpha = 31)$	9.96 (α = 0)	[V]

In F igures 10 an d 11, the v oltage V EV i s obtained b y the f ollowing equation b y s etting the electronic potentiometer between 0 and 63.

VEV =
$$(1 - (\alpha/324)) \bullet VREG$$

 $\alpha = 0$: VEV = $(1 - (0/324)) \bullet 3.0 V = 3.0 V$
 $\alpha = 31$: VEV = $(1 - (31/324)) \bullet 3.0 V = 2.712 V$
 $\alpha = 63$: VEV = $(1 - (63/324)) \bullet 3.0 V = 2.416 V$

The increment size of the electronic potentiometer at VEV when VREG = 3.0 is :

$$\frac{3.0}{\Delta = \frac{-2.416}{63}} = 9.27 \text{ mV (Nominal)}$$

When VREG = 3.069 V, α = 0 : VEV = 3.069 V, α = 63 : VEV = 2.472 V The increment size is :

$$\Delta = \frac{3.069 \text{ V} - 2.472 \text{ V}}{63} = 9.476 \text{ mV}$$

When VREG = 2.931 V, α = 0 : VEV = 2.931 V, α = 63 : VEV = 2.361 V The increment size is :

$$\Delta = \frac{2.931 \text{ V} - 2.361 \text{ V}}{63} = 9.047 \text{ mV}$$

* When using the voltage V1 adjustment internal resistors or the electronic potentiometer function, it is necessary to set at least the voltage adjustment circuit and the voltage follower circuits both in the operating state using the power control setting command. Also, when the voltage multiplier circuit is OFF, it is necessary to supply a voltage externally to the V_{OUT} pin.

- * The pin VR is effective only when the voltage V1 adjustment internal resistors are not used (pin IRS = "L"). Leave this pin open when the voltage V1 adjustment internal resistors are being used (pin IRS = "H").
- * Since the input impedance of the pin VR is high, it is necessary to take noise countermeasures such as using short wiring length or a shielded wire.
- * The supply current increases in proportion to the panel capacitance. When power consumption increases, the V_{OUT} level may fall. The voltage (V_{OUT} V1) should be more than 3 V.

• LCD Drive voltage generator circuits

The voltage V1 is divided using resistors inside the IC to generate the voltages V2, V3, V4, and V5 that are necessary for driving the LCD. In addition, these voltages V2, V3, V4, and V5 are impedance transformed using voltage follower circuits and fed to the LCD drive circuits. The bias ratio of 1/9 or 1/7 can be selected using the LCD bias setting command.

• At built-in power-on, and transition from power save state to display mode

After built-in power-on, at the command "2F(H)" input, or on transition from power save state to display mode, the display does not operate for a maximum period of 300 ms until the built-in power is stabilized. This period of no display is not influenced by display ON/OFF command. Despite input of display ON command during this period, the display does not operate for this period. However, the command is valid. After the wait time is finished, the display operates. (During this period of no display, all commands are acceptable.)

• Command sequence for shutting off the internal power supply

When shutting off the internal power supply, it is recommended to use the procedure given in Fig. 12 of switching OFF the power after putting the LSI in the power save state using the following command sequence.






Fig. 12 Command sequence for shutting off the internal power supply

• Application circuits

(Two V1 pins are described in the following examples for explanation, but they are the same.)





Note: When trace resistance external to COG-mounted chip does not exist,

- ① when C1 (*1) = 0.9 μF to 5.7 μF, C2 (*2) = 0.42 μF to 1.2 μF, use in the range Rall (*3) = 1 M Ω to 5 M Ω .
- ② when C1 (*1) = 1.8 μF to 5.7 μF, C2 (*2) = 0.42 μF to 1.2 μF, use in the range Rall (*3) = 500 kΩ to 1 MΩ.

Make sure that voltage multiplier output voltage, and V1 output voltage have enough margin before using this LSI.

• Initial setting

Note: If electric charge remains in smoothing capacitor connected between the LCD driver voltage output pins (V1 to V5) and the V_{SS} pin, a malfunction might occur: the display screen gets dark for an instant when powered on.

To avoid a malfunction at power-on, it is recommended to follow the flowchart in the "EXAMPLES OF SETTINGS FOR THE INSTRUCTIONS" section in page 54.

LIST OF OPERATION

No C) noro	tion	DBn				Comment
NO C) pera	tion	76543210	A0	\overline{RD}	\overline{WR}	Comment
1	Display OFF	=	10101110	0	1	0	LCD Display:
	Display ON		10101111	0	1	0	OFF when DB0 = 0 ON when DB0 = 1
2	Display star	t line set	0 1 Address	0	1	0	The display starting line address in the display RAM is set.
3	Page addres	ss set	1 0 1 1 Address	0	1	0	The page address in the display RAM is set.
4	Column add (upper bits)		0 0 0 1 Address (upper)	0 1		0	The upper 4 bits of the column address in the display RAM is set.
	Column address set		0 0 0 0 Address (lower)	0 1		0	The lower 4 bits of the column address in the display RAM is set.
5 St	atus read		Status * * * *	0 0		1	The status information is read out from the upper 4 bits.
6	Display data	a write	Write data	1	1	0	Writes data to the display data RAM.
7	Display data	read	Read data	1	0	1	Reads data from the display data RAM.
0.4	DC salast	Forward	10100000	0	1	0	Correspondence to the segment output for the display data RAM address
8 A	DC select	Reverse	10100001	0	1	0	Forward when DB0 = 0 Reverse when DB0 = 1
9 D	isplay	Forward	10100110	0	1	0	Forward or reverse LCD display mode Forward when DB0 = 0
9 0	ispiay	Reverse	10100111	0	1 0	0	Reverse when DB0 = 1
10	LCD	OFF(Normal display)	10100100	0	1	0	LCD Normal display when DB0 = 0
	All-on display	ON	10100101	0	1	0	All-on display when DB0 = 1
11	LCD bias se		10100010	0	1	0	Sets the LCD drive voltage bias ratio.
	LOD blas so	, (10100011	0	1	0	1/9 when DB0 = 0 and 1/7 when DB0 = 1
12	Read-modif	y-write	11100000	0	1	0	Incrementing column address During a write: +1 During a read: 0
13	End		11101110	0	1	0	Releases the read-modify-write state.
14	Reset		11100010	0	1	0	Internal reset
15	Common output		11000 ***	0	1	0	Selects the common output scanning direction.
15	state select		11001 ***	0	1	0	Forward when DB3 = 0 Reverse when DB3 = 1
16	Power contr	ol set	0 0 1 0 1 Operating state	0 1		0	Selects the operating state of the internal power supply. Set the lower 3 bits.
17	Voltage V1 adjustment i resistance ra		0 0 1 0 0 Resistance ratio setting	0 1		0	Selects the internal resistor ratio. Set the lower 3 bits.

No. (etion	DBn				Commont
No (per per	ation	76543210	A0	\overline{RD}	\overline{WR}	Comment
18	Electronic	Electronic Potentiometer mode set	10000001	0	1	0	Sets a 6-bit data in the electronic potentiometer register to adjust the V1 output voltage.
10	potentiometer	Electronic potentiometer register set	* * Electronic potentiometer value	0 1		0	(2-byte command)
	Static indicator	OFF	10101100	0	1	0	OFF when DB0 = 0
19	Static indicator	ON	10101101	0	1	0	ON when DB0 = 1
10	Static indicator re	egister set	* * * * * * State	0	1	0	Sets the blinking state. (2-byte command)
20	LCD drive meth	od set	11010***	0	1	0	Frame reversal when DB3 = 0.
1)			11011***	0	1	0	Line reversal when DB3 = 1
	Line reversal nu	ımber set	* * * Number of lines	0 1		0	Sets the number (2-byte command) of line reversal.
21 F	ow er save						Compound command of Display OFF and Display all-on.
22	NOP		11100011	0	1	0	The "No Operation" command.
23	Test		1111***	0	1	0	The command for factory testing of the IC chip.

*: Invalid data (input: Don't care, output: Unknown)
Note 1: When the line reversal drive is set, the ML9058E is not used in a multiple chip configuration.

DESCRIPTIONS OF OPERATION

Display ON/OFF (Write)

This is the command for controlling the turning on or off the LCD panel. The LCD display is turned on when a "1" is written in bit DB0 and is turned off when a "0" is written in this bit.

	A0	DB7 D	36 D	B5	DB4	DB3	DB2 D	B1	DB0
Display ON	010	1			0	1	11		1
Display OFF	010	1			0	1	11		0

Display Start Line Set (Write)

This command specifies the display starting line address in the display data RAM.

Normally, the topmost line in the display is specified using the display start line set command.

It is possible to scroll the display screen by dynamically changing the address using the display start line set command.

Line address	A0	DB7 D	B6 D	B5	DB4	DB3	DB2 D	B1	DB0
0	001	0			0	0	0 0		0
1	001	0			0	0	0 0		1
2	001	0			0	0	0 1		0
:	÷	÷	÷	÷	÷	÷	÷	÷	÷
62	0	0	1	1	1	1	1	1	0
63	0	0	1	1	1	1	11		1

Page Address Set (Write)

This command specifies the page address which corresponds to the lower address when accessing the display data RAM from the MPU side.

It is possible to access any required bit in the display data RAM by specifying the page address and the column address.

Page address	A0	DB7 D	B6 D	B5 D	B4 D	B3 D	B2 D	B1 D	В0
0	0	1	0	1	1	0	0	0	0
1	0	1	0	1	1	0	0	0	1
2	0	1	0	1	1	0	0	1	0
÷	:	:	:	:	:	:	:	÷	÷
7	0	1	0	1	1	0	1	1	1
8	0	1	0	1	1	1	0	0	0

Note: Do not specify values that do not exist as an address.

Column Address Set (Write)

This command specifies the column address of the display data R AM. The column address is specified by successively writing the upper 4 bits and the lower 4 bits. Since the column address is automatically incremented (by + 1) every time the display data RAM is accessed, the MPU can read or write the display data continuously. The incrementing of the column address is stopped at the address 83(H).

_	A0	DB7 D	В6	DB5 D	B4 DI	B3	DB2 D	B1 D	В0
Upper bits	0	0	0	0	1	a7	a6	a5	a4
Lower bits	0	0	0	0	0	а3	a2	a1	a0

Column address	а7	a6 a5	a4 a3 a2 a1	a0				
0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	1
2	0	0	0	0	0	0	1	0
÷	÷	÷	÷	÷	÷	÷	÷	÷
130	1	0	0	0	0	0	1	0
131	1	0	0	0	0	0	1	1

Note: Do not specify values that do not exist as an address.

Status Read (Read)

A0	DB7 DB	6	DB5 DB	4	DB3 DB3	2	DB1 DB	0
0	BUSY	ADC	ON/OFF	RESET	*	*	*	*

*: Invalid data

BUSY	When BUSY is '1', it indicates that the internal operations are being made or the LSI is being reset. Although no command is accepted until BUSY becomes '0', there is no need to check this bit if the cycle time can be satisfied.
	This bit indicates the relationship between the column address and the segment driver.
ADC	0: Reverse (SEG131 → SEG0); column address 0(H) → 83(H)
ADC	1: Forward (SEG0 \rightarrow SEG131); column address 0(H) \rightarrow 83(H)
	(Opposite to the polarity of the ADC command.)
	This bit indicates the O N/OFF state of the display. (O pposite to the polarity of the
ON/OFF	display ON/OFF command.)
ON/OFF	0: Display ON
	1: Display OFF
	This bit in dicates that the LSI is being resetdue to the RES signal or the reset
RESET	command.
KESET	0: Operating state
	1: Being reset

Display Data Write (Write)

This command writes an 8-bit data at the specified address of the display data RAM. Since the column address is automatically incremented (by +1) after writing the data, the MPU can write successive display data to the display data RAM.

A0	DB7 DB6	DB5 DB4	DB3 DB2	DB1 DB0
1 W		rit	e data	

Display Data Read (Read)

This command read the 8-bit data from the specified address of the display data RAM. Since the column address is automatically incremented (by +1) after reading the data, the MPU can read successive display data from the display data RAM. Further, one dummy read operation is necessary immediately after setting the column data. The display data cannot be read out when the serial interface is being used.

A0	DB7 DB6	DB5 DB	4 DB	33 DB2	DB1 DB)
1			Read data			

ADC Select (Segment driver direction select) (Write)

Using this command it is possible to reverse the relationship of correspondence between the column address of the display data RAM and the segment driver output. It is possible to reverse the sequence of the segment driver output pin by the command.

	A0	DB7 DB6	DB5	DB4	DB3 D	B2 D	31 D	B0
Forward	0	1010			0	0	0	0
Reverse	0	1010			0	0	0	1

Forward/Reverse Display Mode (Write)

It is possible to toggle the display on and off condition without changing the contents of the display data RAM. In this case, the contents of the display data RAM will be retained.

	A0	DB7 I	DB6 I	DB5	DB4	DB3	DB2	DB1	DB0	RAM Data
Forward	0 1		0 1	0		0 1		1	0	Display on when "H"
Reverse	0 1		0 1	D		0 1		1	1	Display on when "L"

LCD Display All-on ON/OFF (Write)

Using this command, it is possible to forcibly turn ON all the dots in the display irrespective of the contents of the display data RAM. In this case, the contents of the display data RAM will be retained. This command is given priority over the Forward/reverse display mode command.

	A0	DB7 D	36	DB5 DI	34 DI	33	DB2 DI	31 DI	30
All-on display OFF (Normal display)	0	1	0	100			100		
All-on display ON	010			100			1	0	1

The power save mode will be entered into when the Display all-on ON command is executed in the display OFF condition.

LCD Bias Set (Write)

This command is used for selecting the bias ratio of the voltage necessary for driving the LCD device or panel.

LCD bias	A0	DB7 DB6	DB5	DB4	DB3 DI	32 D	31 D	В0
1/9 bias	0	1010			0	0	1	0
1/7 bias	0	1010			0	0	1	1

Read Modify Write (Write)


This command is used in combination with the End command. When this command is issued once, the column address is not changed when the Display data read command is issued, but is incremented (by +1) only when the Display data write command is issued. This condition is maintained until the End command is issued. When the End command is issued, the column address is restored to the address that was effective at the time the Read-modify-write command was issued last. Using this function, it is possible to reduce the overhead on the MPU when repeatedly changing the data in special display area such as a blinking cursor.

A0	DB7 DB	6	DB5 DB	4	DB3 DB3	2	DB1 DB)
0 1		1	1	0	0	0	0	0

End (Write)

This command releases the read-modify-write mode and restores the column address to the value at the beginning of the mode.

A0	DB7 DB6	DB5	DB4	DB:	B DB2	2 DB	1	DB0
0	1110111							0



Reset (Write)

This command initializes the display start line number, column address, page address, common output state, voltage V1 adjustment internal resistor ratio, electronic potentiometer function, and the static indicator function, and also releases the read-modify-write mode or the test mode. This command does not affect the contents of the display data RAM.

The reset operation is made after issuing the reset command.

The initialization after switching on the power is carried out by the reset signal input to the \overline{RES} pin.

A0	DB7 DB	6	DB5 DB4	4	DB3 DB:	2	DB1 DB	þ
0 1		1 1		0	0	0	1	0

Common Output State Select (Write)

This command is used for selecting the scanning direction of the common output pins.

Sc	anning direction	A0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Forward C	OM0 → COM63	0	1	1	0	0	0	*	*	*
Reverse	COM63 → COM0	0	1	1	0	0	1	*	*	*

^{*:} Invalid data

Power Control Set (Write)

This command set the functions of the power supply circuits.

-		1			1	1	1	1	
A0		DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Voltage multiplier circuit: OFF	0	0	0	1	0	1	0		
Voltage multiplier circuit: ON	0	0	0	1	0	1	1		
Voltage adjustment circuit: OFF	0	0	0	1	0	1		0	
Voltage adjustment circuit: ON	0	0	0	1	0	1		1	
Voltage follower circuits: OFF	0	0	0	1	0	1			0
Voltage follower circuits: ON	0	0	0	1	0	1			1

Voltage V1 Adjustment Internal Resistor Ratio Set

This command sets the ratios of the internal resistors for adjusting the voltage V1.

Resistor ratio	A0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
3.0	0 0		0 1		0 0		0 0		0
3.5	0 0		0 1		0 0		0 0		1
4.0	0 0		0 1		0 0		0 1		0
4.5	0 0		0 1		0 0		0 1		1
5.0	0 0		0 1		0 0		1 0		0
5.5	0 0		0 1		0 0		1 0		1
6.0	0 0		0 1		0 0		1 1		0
Input inhibiting code	0 0		0 1		0 0		11		1

Note: Because this LSI has temperature gradient, V1 rises at lower temperatures. When using V1 gain of 6 times, adjust the built-in electronic potentiometer so that V1 does not exceed 18 V.

Electronic Potentiometer (2-byte command)

This command is used for controlling the LCD drive voltage V1 output by the voltage adjustment circuit of the internal LCD power supply and for adjusting the intensity of the LCD display.

This is a two-byte command consisting of the Electronic potentiometer mode set command and the Electronic potentiometer register set command, both of which should always be issued successively as a pair.

• Electronic potentiometer mode set (Write)

When this command is issued, the electronic potentiometer register set command becomes effective.

Once the electronic potentiometer mode is set, it is not possible to issue any command other than the Electronic potentiometer register set command. This condition is released after data has been set in the register using the Electronic potentiometer register set command.

A0	DB7 DB6		5	DB4	DB3 DB2	2 DB	1	DB0
0	1	0	0	0	0	0	0	1

• Electronic potentiometer register set (Write)

By setting a 6-bit data in the electronic potentiometer register using this command, it is possible to set the LCD drive voltage V1 to one of the 64 voltage levels.


The electronic potentiometer mode is released after some data has been set in the electronic potentiometer register using this command.

α	A0 DE	37	DB6	DB5	DB4	DB3	DB2	DB1	DB0
63	0	*	*	0	0	0	0	0	1
62	0	*	*	0	0	0	0	0	1
61	0	*	*	0	0	0	0	1	0
60	0	*	*	0	0	0	0	1	1
÷	:	÷	÷	:	÷	:	:	÷	÷
1	:	:	:	11		11		10	
0	0	*	*	1	1	1	1	1	1

^{*:} Inv alid data

Set the data (*, *, 1, 0, 0, 0, 0, 0) when not using the electronic potentiometer function.

Sequence of setting the electronic potentiometer register:



Static Indicator (2-byte command)

This command is used for controlling the static drive type indicator display.

Static i ndicator di splay i s co ntrolled on ly b y t his co mmand an d i s i ndependent o f al l ot her di splay co ntrol commands.

Since the Static in dicator ON command is a two-byte command used in combination with the static indictor register set command, these two commands should always be used together. (The Static indicator OFF command is a single byte command.)

• Static indicator ON/OFF (Write)

When the Static indicator ON command is issued, the Static indicator register set command becomes effective. Once the Static indicator ON command is issued, it is not possible to is sue any command other than the Static indicator register set command. This condition is released only after some data is written into the register using the static indicator register set command.

Static indicator	A0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
OFF	0	1	0	1	0	1	1	0	0
ON	0	1	0	1	0	1	1	0	1


• Static indicator register set (Write)

This command is used to set data in the 2-bit static indicator register thereby setting the blinking state of the static indicator.

Indicator	A0	DB7	DB6	DB5	DB4	DB3 E	B2 [)B1	DB0
OFF	0	*	*	*	*	*	*	0	0
ON(Blinking at about 1sec intervals)	0	*	*	*	*	*	*	0	1
ON(Blinking at about 0.5sec intervals)	0	*	*	*	*	*	*	1	0
ON(Continuously ON)	0	*	*	*	*	*	*	1	1

*: Inv alid data

Sequence of setting the static indicator register:



LCD Drive Method Set (Write)

This command sets the LCD drive method.

• Line reversal drive (2-byte command)/frame reversal drive select

Line or frame reversal drive can be selected as the LCD drive method.

When selecting line reversal drive, which is 2-byte command used with line reversal number set command, be sure to use both commands successively.

Once line reversal drive is set, commands other than line reversal number set command cannot be used. This state is released after data is set to the register by line reversal number set command.

The frame reversal set command is a single byte command.

LCD drive method	A0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Frame reversal	0	110	10				*	*	*
Line reversal	0	110	11				*	*	*


^{*:} Inv alid data

• Line reversal number set (Write)

The number of lines is set when the line reversal is set using the LCD drive method set command.

Number of line reversal	A0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0 *		*	* 0		0	0	0	0
2	0 *		*	* 0		0	0	0	1
3	0 *		*	* 0		0	0	1	0
4	0 *		*	* 0		0	0	1	1
:	:	÷	÷	÷	÷	:	:	÷	÷
31	:	:	÷	÷	11		11		0
32	0 *		*	* 1		1	1	1	1

*: Inv alid data




- Note 1: Because the number of line reversal depends on panel size and panel load capacitance, set the optimum number of lines at the time of ES evaluation.
- Note 2: When line reversal drive is used, a multiple chip configuration cannot be achieved.

Power Save (Compound command)

The LSI goes into the power save state when the Display all-on ON command is issued when the LSI is in the display OFF state, and it is possible to greatly reduce the current consumption in this state. The power save state is of two types, namely, the sleep state and the standby state, and the LSI goes into the standby state when the static indicator has been made ON.

The display data and the operating mode just before entering the power save mode are retained in both the sleep state and the standby state, and also the MPU can access the display data RAM and other registers in these states. The power save mode is released by issuing the Display all-on OFF command. (See the following figure.)



• Sleep state

In this state, all the operations of the LCD display system are stopped and it is possible to reduce the current consumption to a le vel near the idle s tate current consumption unless there are accesses from the MPU. The internal conditions in the sleep state are as follows:

- (1) The oscillator circuit and the LCD power supply are stopped.
- (2) All the LCD drive circuits are stopped and the segment and common driver outputs will be at the V_{SS} level.

• Standby state

All operations of the dynamic LCD display section are stopped, only the static display circuits for the indicators operate and hence the current consumption will be the minimum necessary for static drive. The internal conditions in the standby state are as follows:

- (1) The power supply circuit for LCD drive is stopped. The oscillator circuit will be operating.
- (2) The LCD drive circuits for dynamic display are stopped and the segment and common driver outputs will be at the V_{SS} level. The static display section will be operating.

Note: When using an external power supply, stop external power supply at power save start-up.

For example, when providing each level of LCD drive voltage with external voltage divider, add a circuit for cutting off current flowing through the resistors of the voltage divider when initiating power save.

The ML9058E has LCD display blanking control pin, $\overline{\text{DOF}}$, which goes "L" at power save start-up. The external power supply can be stopped using $\overline{\text{DOF}}$ output.

NOP (Write)

This is a No Operation command.

A0	DB7 DB	6	DB5 DB4	4	DB3 DB	2	DB1 DB	þ
0 1		1	1	0	0	0	1	1

Test (Write)

This is a command for testing the IC chip. Do not use this command. When the test command is issued by mistake, this state can be released by issuing a NOP command.

A0	DB7 DB	6	DB5 DB	4	DB3 DB	2	DB1 DB	þ
0 1		1	1	1	*	*	*	*

^{*:} Inv alid data

Initialized Condition Using the RES pin

This LSI goes into the initialized condition when the $\overline{\text{RES}}$ input goes to the "L" level. The initialized condition consists of the following conditions.


- (1) Disp lay OFF
- (2) Forward display mode
- (3) ADC select: Incremented (ADC command DB0 = "L")
- (4) Power control register: (DB2, DB1, DB0) = (0, 0, 0)
- (5) The registers and data in the serial interface are cleared.
- (6) LCD Power supply bias ratio: 1/9 bias
- (7) All display dots OFF
- (8) R ead-modify-write: OFF
- (9) Static indicator: OFF
 - Static indicator register: (DB1, DB0) = (0, 0)
- (10) Line 1 is set as the display start line.
- (11) The column address is set to address 0.
- (12) The page address is set to 0.
- (13) Common output state: Forward
- (14) Voltage V1 adjustment internal resistor ratio register: (DB2, DB1, DB0) = (1, 0, 0)
- (15) The electronic potentiometer register set mode is released. Electronic potentiometer register: (DB5, DB4, DB3, DB2, DB1, DB0) = (1, 0, 0, 0, 0, 0)
- (16) The LCD drive method is set to the frame reversal drive. Line reversal number register: (DB4, DB3, DB2, DB1, DB0) = (1, 0, 0, 0, 0)

On the other hand, when the reset command is used, only the conditions (8) to (15) above are set.

As is shown in the "MPU Interface (example for reference)", the $\overline{\text{RES}}$ pin is connected to the Reset pin of the MPU and the initialization of this LSI is made simultaneously with the resetting of the MPU. This LSI always has to be reset using the $\overline{\text{RES}}$ pin at the time the power is switched ON. Also, excessive current can flow through this LSI when the control signal from the MPU is in the high impedance state. It is necessary to take measures to ensure that the input pins of this LSI do not go into the high impedance state after the power has been switched ON. When the built-in LCD drive power supply circuit of the ML9058E is not used, it is necessary that $\overline{\text{RES}}$ = "L" when the external LCD drive power supply goes ON. During the period when $\overline{\text{RES}}$ = "L", although the oscillator circuit is operating, the display timing generator would have stopped and the pins CL, FR, FRS, and $\overline{\text{DOF}}$ would have been tied to the "H" level. There is no effect on the pins DB0 to DB7.

EXAMPLES OF SETTINGS FOR THE INSTRUCTIONS

When Using the Internal Power Supply Immediately After Power-on



- *(a): Carry out power control set within 5ms after releasing the reset state.


 The 5ms duration changes depending on the panel characteristics and the value of the smoothing capacitor. We recommend verification of operation using an actual unit.
- *(b): When trace resistance in COG mounting does not exist, wait for over 300 ms.

 Since this value varies with trace resistance, V1, s moothing capacitors, or voltage multiplier capacitors in COG mounting, confirm operation on an actual circuit board when using this LSI.

Notes: Sections to be referred to

- *1: Functional description "Reset circuit"
- *2: Description of operation "LCD bias set"
- *3: Description of operation "ADC select"
- *4: Description of operation "Common output state select"
- *5: Description of operation "Line reversal/frame reversal drive select"
- *6: Functional description "Power supply circuit", Operation description "Voltage V1 adjustment internal resistor ratio set"
- *7: Functional description "Power's upply c ircuit", Description of oper ation "Electronic potentiometer"
- *8: Functional description "Power supply circuit", Description of operation "Power control set"

When Not Using the Internal Power Supply Immediately After Power-on



- *(a): Enter the power save state within 5ms after releasing the reset state.
- *(b): Carry out power control set within 5ms after releasing the power save state.

 The 5ms duration in *(a) and *(b) changes depending on the panel characteristics and the value of the smoothing capacitor. We recommend verification of operation using an actual unit.
- *(c): When trace resistance in COG mounting does not exist, wait for over 300 ms.


 Since th is value varies with trace resistance, V1, s moothing capacitors, or voltage multiplier capacitors in COG mounting, confirm operation on an actual circuit board when using this LSI.

Notes: Sections to be referred to

- *1: Functional description "Reset circuit"
- *2: Description of operation "LCD bias set"
- *3: Description of operation "ADC select"
- *4: Description of operation "Common output state select"
- *5: Description of operation "Line reversal/frame reversal drive select"
- *6: Functional description "Power supply circuit", Description of operation "Voltage V1 adjustment internal resistor ratio set"
- *7: Functional d escription "Power's upply c ircuit", Description of oper ation "Electronic pote ntiometer"
- *8: Functional description "Power supply circuit", Description of operation "Power control set"
- *9: The power save state can be either the sleep state or the standby state.

 Description of operation "Power save (compound command)"


Data Display



Notes: Sections to be referred to

*10: Description of operation "Display start line set"
*11: Description of operation "Page address set"
*12: Description of operation "Column address set"
*13: Description of operation "Display data write"
*14: Description of operation "Display ON/OFF"

Power Supply OFF (*15)



Notes: Sections to be referred to

*15: The power supply of this LSI is switched OFF after switching OFF the internal power supply. Function description "Power supply circuit"

If the power supply of this LSI is switched OFF when the internal power supply is still ON, since


the state of supplying power to the built-in LCD drive circuits continues for a short duration, it may affect the display quality of the LCD panel. Always follow the power supply switching OFF

- s equence.
- *16: Description of operation "Power save"
- *17: After reset is input the power supply may off without obeying above sequence.

Refresh

Although the ML9058E holds operation state by commands, excessive external noise might change the internal state


On a c hip-mounting and s ystem level, it is necessary to take countermeasures against preventing noise from occurring. It is recommended to use the refresh sequence periodically to control sudden noise.



*18: Regardless of presence of setting of "Read-modify-write" command, ple ase carry out "END" command.

MPU INTERFACE


The ML9058E series ICs can be connected directly to the 80-series and 68-series MPUs. Further, by using the serial interface, it is possible to operate the LSI with a minimum number of signal lines. In addition, it is possible to expand the display area by using the ML9058E series LSIs in a multiple chip configuration. In this case, it is possible to select the individual LSI to be accessed using the chip select signals.



PAD CONFIGURATION

Pad Layout

Chip Size : 9.164 × 2.982 mm



Pad Coordinates

_	Pad No.	Pad Name	X (µm)	Υ (μm)
	1 D	UMMY	-4462.5	-1376.0
	2 D	UMMY	-4377.5	-1376.0
_	3 D	UMMY	-4292.5	-1376.0
_	4 D	UMMY-B	-4207.5	-1376.0
_	5 D	UMMY-B	-4122.5	-1376.0
_	6 D	UMMY-B	-4037.5	-1376.0
_	7 D	UMMY-B	-3952.5	-1376.0
_	8 D	UMMY-B	-3867.5	-1376.0
_	9 V	_{SS} -378	2. 5	-1376.0
_	10 D	UMMY-B	-3697.5	-1376.0
_	11 D	UMMY-B	-3612.5	-1376.0
_	12 D	UMMY-B	-3527.5	-1376.0
_	13 D	UMMY-B	-3442.5	-1376.0
_	14 D	UMMY-B	-3357.5	-1376.0
_	15 T	EST1	-3272.5	-1376.0
_	16 FR	S	-3187.5	-1376.0
17		FR	-3102.5	-1376.0
18		CL	-3017.5	-1376.0
19		DOF -293	2. 5	-1376.0
20		V _{SS} -284	7. 5	-1376.0

	1		
Pad No.	Pad Name	X (µm)	Y (µm)
21	CS1 -276	52. 5	-1376.0
22 C	S2	-2677.5	-1376.0
23 V	_{DD} -259	2. 5	-1376.0
24	RES -250	7. 5	-1376.0
25 A0		-2422.5	-1376.0
26 V	_{SS} -233	7. 5	-1376.0
27	WR -225	2. 5	-1376.0
28	RD -216	7. 5	-1376.0
29 V	_{DD} -208	2. 5	-1376.0
30 D	B0	-1997.5	-1376.0
31 D	B1	-1912.5	-1376.0
32 D	B2	-1827.5	-1376.0
33 D	В3	-1742.5	-1376.0
34 D	B4	-1657.5	-1376.0
35 D	B5	-1572.5	-1376.0
36 D	B6	-1487.5	-1376.0
37	DB7	-1402.5	-1376.0
38	DUMMY-B	-1317.5	-1376.0
39	V _{DD} -123	2. 5	-1376.0
40	V _{DD} -114	7. 5	-1376.0

Note: Leave DUMMY and DUMMY-B pads open.

Do not run traces around. Run traces through DUMMY and DUMMY-B pads individually, not in common.

Pad No.	Pad Name	X (µm)	Y (µm)		Pad No.	Pad Name	X (µm)	Y (µm)
41	V _{DD}	-1062.5	-1376.0	 81	rau No.	V1 2337		-1376.0
42	V _{DD}	-977.5	-1376.0	82		V1 2422		-1376.0
43	V _{DD}	-892.5	-1376.0	83		V1 2422 V2 2507		-1376.0
44	V _{DD}	-807.5	-1376.0	_ 84		V2 2592		-1376.0
45	V _{IN}	-722.5	-1376.0	85		V3 2677		-1376.0
46	V _{IN}	-637.5	-1376.0	86		V3 2762		-1376.0
47	V _{IN}	-552.5	-1376.0	87		V4 2847		-1376.0
48	V _{IN}	-467.5	-1376.0	_		V4 2932		-1376.0
49	V _{IN}	-382.5	-1376.0	89		V5 3017		-1376.0
50	V _{SS}	-297.5	-1376.0	90		V5 3102		-1376.0
51	V _{SS} -212		-1376.0		91	VR	3187.5	-1376.0
52	V _{SS} -127		-1376.0		92	VR	3272.5	-1376.0
53	V _{SS} -42.		-1376.0		93	V _{DD} 3357		-1376.0
54	V _{SS} 42.5		-1376.0		94	M/S 344		-1376.0
 55	V _{SS} 127.		-1376.0		95	CLS	3527.5	-1376.0
56	V _{SS} 212.		-1376.0		96	V _{SS} 3612		-1376.0
57	V _{OUT} 297		-1376.0		97	C86	3697.5	-1376.0
 58	V _{OUT} 382		-1376.0		98	P/S 3782	2. 5	-1376.0
59 	VC6+	467.5	-1376.0		99	V _{DD} 3867	. 5	-1376.0
60	VC6+	552.5	-1376.0		100	DUMMY	3952.5	-1376.0
61	VC6+	637.5	-1376.0		101	V _{SS} 4037	'. 5	-1376.0
62	VC4+	722.5	-1376.0		102	IRS	4122.5	-1376.0
63	VC4+	807.5	-1376.0		103	V _{DD} 4207	'. 5	-1376.0
64	VC4+	892.5	-1376.0		104	DUMMY	4292.5	-1376.0
65	VS2-	977.5	-1376.0		105	DUMMY	4443.0	-1049.9
66	VS2-	1062.5	-1376.0		106	DUMMY	4443.0	-997.9
67	VS2-	1147.5	-1376.0		107	DUMMY	4443.0	-945.9
68	VS1-	1232.5	-1376.0		108	DUMMY	4443.0	-893.9
69	VS1-	1317.5	-1376.0		109	DUMMY	4443.0	-841.9
70	VS1-	1402.5	-1376.0		110	DUMMY	4443.0	-789.9
71	VC5+	1487.5	-1376.0		111	DUMMY	4443.0	-737.9
72	VC5+	1572.5	-1376.0		112	DUMMY	4443.0	-685.9
73	VC5+	1657.5	-1376.0		113	COM31	4443.0	-633.9
74	VC3+	1742.5	-1376.0		114	COM30	4443.0	-581.9
75	VC3+	1827.5	-1376.0		115	COM29	4443.0	-529.9
76	VC3+	1912.5	-1376.0		116	COM28	4443.0	-477.9
77	V _{SS} 1997		-1376.0		117	COM27	4443.0	-425.9
78	V _{RS} 2082		-1376.0		118	COM26	4443.0	-373.9
79 <u> </u>	V _{RS} 2167		-1376.0		119	COM25	4443.0	-321.9
80	V _{DD} 2252	2. 5	-1376.0		120	COM24	4443.0	-269.9


Pad Name	X (µm)	Y (µm)	Pad No.	Pad Name	X (µm)	Y (µm)
COM23	4443.0	-217.9	161	DUMMY	3504.7	1352.5
COM22	4443.0	-165.9	162	DUMMY	3452.7	1352.5
COM21	4443.0	-113.9	163	DUMMY	3400.7	1352.5
COM20	4443.0	-61.9	164	SEG0	3348.7	1352.5
COM19	4443.0	-9.9	165	SEG1	3296.7	1352.5
COM18	4443.0	42.1	166	SEG2	3244.7	1352.5
COM17	4443.0	94.1	167	SEG3	3192.7	1352.5
COM16	4443.0	146.1	168	SEG4	3140.7	1352.5
COM15	4443.0	198.1	169	SEG5	3088.7	1352.5
COM14	4443.0	250.1	170	SEG6	3036.7	1352.5
COM13	4443.0	302.1	171	SEG7	2984.7	1352.5
COM12	4443.0	354.1	172	SEG8	2932.7	1352.5
COM11	4443.0	406.1	173	SEG9	2880.7	1352.5
COM10	4443.0	458.1	174	SEG10	2828.7	1352.5
COM9	4443.0	510.1	175	SEG11	2776.7	1352.5
COM8	4443.0	562.1	176	SEG12	2724.7	1352.5
COM7	4443.0	614.1	177	SEG13	2672.7	1352.5
COM6	4443.0	666.1	178	SEG14	2620.7	1352.5
COM5	4443.0	718.1	179	SEG15	2568.7	1352.5
COM4	4443.0	770.1	180	SEG16	2516.7	1352.5
COM3	4443.0	822.1	181	SEG17	2464.7	1352.5
COM2	4443.0	874.1	182	SEG18	2412.7	1352.5
COM1	4443.0	926.1	183	SEG19	2360.7	1352.5
COM0	4443.0	978.1	184	SEG20	2308.7	1352.5
COMS1	4443.0	1030.1	185	SEG21	2256.7	1352.5
DUMMY	4443.0	1082.1	186	SEG22	2204.7	1352.5
DUMMY	4443.0	1134.1	187	SEG23	2152.7	1352.5
DUMMY	4443.0	1186.1	188	SEG24	2100.7	1352.5
DUMMY	4128.7	1352.5	189	SEG25	2048.7	1352.5
DUMMY	4076.7	1352.5	190	SEG26	1996.7	1352.5
DUMMY	4024.7	1352.5	191	SEG27	1944.7	1352.5
DUMMY	3972.7	1352.5	192	SEG28	1892.7	1352.5
DUMMY	3920.7	1352.5	193	SEG29	1840.7	1352.5
DUMMY	3868.7	1352.5	194	SEG30	1788.7	1352.5
DUMMY	3816.7	1352.5	195	SEG31	1736.7	1352.5
DUMMY	3764.7	1352.5	196	SEG32	1684.7	1352.5
DUMMY	3712.7	1352.5	197	SEG33	1632.7	1352.5
DUMMY	3660.7	1352.5	198	SEG34	1580.7	1352.5
DUMMY	3608.7	1352.5	199	SEG35	1528.7	1352.5
DUMMY	3556.7	1352.5	200	SEG36	1476.7	1352.5
	COM23 COM22 COM21 COM20 COM19 COM18 COM17 COM16 COM15 COM15 COM14 COM13 COM12 COM10 COM9 COM8 COM7 COM6 COM5 COM4 COM3 COM4 COM3 COM4 COM3 COM4 COM3 COM4 COM9 COM8 COM7 COM6 COM9 COM8 COM7 COM6 COM9 COM8 COM7 COM6 COM9 COM9 COM9 COM9 COM9 COM9 COM9 COM9	COM23 4443.0 COM22 4443.0 COM21 4443.0 COM20 4443.0 COM19 4443.0 COM18 4443.0 COM17 4443.0 COM16 4443.0 COM15 4443.0 COM14 4443.0 COM12 4443.0 COM12 4443.0 COM10 4443.0 COM10 4443.0 COM9 4443.0 COM8 4443.0 COM6 4443.0 COM6 4443.0 COM6 4443.0 COM6 4443.0 COM6 4443.0 COM1 4443.0 COM2 4443.0 COM2 4443.0 COM1 4443.0 COM1 4443.0 COM1 4443.0 COM1 4443.0 COM1 4443.0 COM2 4443.0 COM1 4443.0 COM2 4443.0 COM1 4443.0 COM2 4443.0 COM3 4443.0 COM1 4443.0 COM1 4443.0 COM1 4443.0 COM1 4443.0 COM2 4443.0 COM1	COM23 4443.0 -217.9 COM22 4443.0 -165.9 COM21 4443.0 -113.9 COM20 4443.0 -61.9 COM19 4443.0 -9.9 COM18 4443.0 94.1 COM17 4443.0 146.1 COM16 4443.0 198.1 COM15 4443.0 250.1 COM14 4443.0 302.1 COM12 4443.0 354.1 COM11 4443.0 458.1 COM10 4443.0 510.1 COM8 4443.0 562.1 COM7 4443.0 666.1 COM6 4443.0 770.1 COM6 4443.0 822.1 COM2 4443.0 874.1 COM2 4443.0 978.1 COM1 4443.0 978.1 COM2 4443.0 978.1 COM3 4443.0 1030.1 DUMMY 4443.0 1030.1	COM23 4443.0 -217.9 161 COM22 4443.0 -165.9 162 COM20 4443.0 -61.9 164 COM19 4443.0 -9.9 165 COM18 4443.0 42.1 166 COM17 4443.0 94.1 167 COM16 4443.0 146.1 168 COM15 4443.0 198.1 169 COM14 4443.0 302.1 170 COM13 4443.0 354.1 172 COM11 4443.0 458.1 174 COM10 4443.0 458.1 174 COM9 4443.0 510.1 175 COM8 4443.0 562.1 176 COM7 4443.0 666.1 178 COM6 4443.0 770.1 180 COM3 4443.0 770.1 180 COM4 4443.0 822.1 181 COM1 4443.0 978.	COM23 4443.0 -217.9 161 DUMMY COM22 4443.0 -165.9 162 DUMMY COM21 4443.0 -113.9 163 DUMMY COM20 4443.0 -61.9 164 SEG0 COM19 4443.0 -9.9 165 SEG1 COM18 4443.0 42.1 166 SEG2 COM17 4443.0 94.1 167 SEG3 COM16 4443.0 198.1 169 SEG5 COM15 4443.0 198.1 169 SEG5 COM14 4443.0 250.1 170 SEG6 COM13 4443.0 302.1 171 SEG7 COM12 4443.0 354.1 172 SEG8 COM11 4443.0 458.1 174 SEG10 COM10 4443.0 510.1 175 SEG11 COM9 4443.0 562.1 176 SEG22 COM6 4443.0	COM23 4443.0 -217.9 161 DUMMY 3504.7 COM22 4443.0 -165.9 162 DUMMY 3452.7 COM21 4443.0 -113.9 163 DUMMY 3400.7 COM20 4443.0 -9.9 165 SEG1 3296.7 COM19 4443.0 -9.9 166 SEG2 3244.7 COM17 4443.0 42.1 166 SEG2 3244.7 COM16 4443.0 146.1 168 SEG4 3140.7 COM15 4443.0 198.1 169 SEG5 3088.7 COM14 4443.0 302.1 170 SEG6 3036.7 COM13 4443.0 354.1 172 SEG8 2932.7 COM12 4443.0 354.1 172 SEG8 2932.7 COM14 4443.0 354.1 172 SEG8 2932.7 COM12 4443.0 354.1 175 SEG11 2776.7

202 SEG38 1372.7 1352.5 242 SEG 203 SEG39 1320.7 1352.5 243 SEG 204 SEG40 1268.7 1352.5 244 SEG 205 SEG41 1216.7 1352.5 245 SEG 206 SEG42 1164.7 1352.5 246 SEG 207 SEG43 1112.7 1352.5 247 SEG 208 SEG44 1060.7 1352.5 248 SEG 209 SEG45 1008.7 1352.5 249 SEG 210 SEG46 956.7 1352.5 250 SEG 211 SEG47 904.7 1352.5 251 SEG 212 SEG48 852.7 1352.5 252 SEG 213 SEG49 800.7 1352.5 253 SEG 214 SEG50 748.7 1352.5 254 SEG 215 SEG51	G77 -655.3 1352.5 G78 -707.3 1352.5 G79 -759.3 1352.5 G80 -811.3 1352.5 G81 -863.3 1352.5 G82 -915.3 1352.5 G83 -967.3 1352.5 G84 -1019.3 1352.5 G85 -1071.3 1352.5 G86 -1123.3 1352.5 G87 -1175.3 1352.5
203 SEG39 1320.7 1352.5 243 SEG 204 SEG40 1268.7 1352.5 244 SEG 205 SEG41 1216.7 1352.5 245 SEG 206 SEG42 1164.7 1352.5 246 SEG 207 SEG43 1112.7 1352.5 247 SEG 208 SEG44 1060.7 1352.5 248 SEG 209 SEG45 1008.7 1352.5 249 SEG 210 SEG46 956.7 1352.5 250 SEG 211 SEG47 904.7 1352.5 251 SEG 212 SEG48 852.7 1352.5 252 SEG 213 SEG49 800.7 1352.5 253 SEG 214 SEG50 748.7 1352.5 254 SEG 215 SEG51 696.7 1352.5 255 SEG 216 SEG52	G79 -759.3 1352.5 G80 -811.3 1352.5 G81 -863.3 1352.5 G82 -915.3 1352.5 G83 -967.3 1352.5 G84 -1019.3 1352.5 G85 -1071.3 1352.5 G86 -1123.3 1352.5
204 SEG40 1268.7 1352.5 244 SEG 205 SEG41 1216.7 1352.5 245 SEG 206 SEG42 1164.7 1352.5 246 SEG 207 SEG43 1112.7 1352.5 247 SEG 208 SEG44 1060.7 1352.5 248 SEG 209 SEG45 1008.7 1352.5 249 SEG 210 SEG46 956.7 1352.5 250 SEG 211 SEG47 904.7 1352.5 251 SEG 212 SEG48 852.7 1352.5 252 SEG 213 SEG49 800.7 1352.5 253 SEG 214 SEG50 748.7 1352.5 254 SEG 215 SEG51 696.7 1352.5 255 SEG 216 SEG52 644.7 1352.5 256 SEG 217 SEG53 <	G80 -811.3 1352.5 G81 -863.3 1352.5 G82 -915.3 1352.5 G83 -967.3 1352.5 G84 -1019.3 1352.5 G85 -1071.3 1352.5 G86 -1123.3 1352.5
205 SEG41 1216.7 1352.5 245 SEG 206 SEG42 1164.7 1352.5 246 SEG 207 SEG43 1112.7 1352.5 247 SEG 208 SEG44 1060.7 1352.5 248 SEG 209 SEG45 1008.7 1352.5 249 SEG 210 SEG46 956.7 1352.5 250 SEG 211 SEG47 904.7 1352.5 251 SEG 212 SEG48 852.7 1352.5 252 SEG 213 SEG49 800.7 1352.5 253 SEG 214 SEG50 748.7 1352.5 254 SEG 215 SEG51 696.7 1352.5 255 SEG 216 SEG52 644.7 1352.5 256 SEG 217 SEG53 592.7 1352.5 258 SEG 219 SEG55 <t< td=""><td>G81 -863.3 1352.5 G82 -915.3 1352.5 G83 -967.3 1352.5 G84 -1019.3 1352.5 G85 -1071.3 1352.5 G86 -1123.3 1352.5</td></t<>	G81 -863.3 1352.5 G82 -915.3 1352.5 G83 -967.3 1352.5 G84 -1019.3 1352.5 G85 -1071.3 1352.5 G86 -1123.3 1352.5
206 SEG42 1164.7 1352.5 246 SEG 207 SEG43 1112.7 1352.5 247 SEG 208 SEG44 1060.7 1352.5 248 SEG 209 SEG45 1008.7 1352.5 249 SEG 210 SEG46 956.7 1352.5 250 SEG 211 SEG47 904.7 1352.5 251 SEG 212 SEG48 852.7 1352.5 252 SEG 213 SEG49 800.7 1352.5 253 SEG 214 SEG50 748.7 1352.5 254 SEG 215 SEG51 696.7 1352.5 255 SEG 216 SEG52 644.7 1352.5 256 SEG 217 SEG53 592.7 1352.5 257 SEG 218 SEG54 540.7 1352.5 258 SEG 219 SEG55 <td< td=""><td>G82 -915.3 1352.5 G83 -967.3 1352.5 G84 -1019.3 1352.5 G85 -1071.3 1352.5 G86 -1123.3 1352.5</td></td<>	G82 -915.3 1352.5 G83 -967.3 1352.5 G84 -1019.3 1352.5 G85 -1071.3 1352.5 G86 -1123.3 1352.5
207 SEG43 1112.7 1352.5 247 SEG 208 SEG44 1060.7 1352.5 248 SEG 209 SEG45 1008.7 1352.5 249 SEG 210 SEG46 956.7 1352.5 250 SEG 211 SEG47 904.7 1352.5 251 SEG 212 SEG48 852.7 1352.5 252 SEG 213 SEG49 800.7 1352.5 253 SEG 214 SEG50 748.7 1352.5 254 SEG 215 SEG51 696.7 1352.5 255 SEG 216 SEG52 644.7 1352.5 256 SEG 217 SEG53 592.7 1352.5 257 SEG 218 SEG54 540.7 1352.5 258 SEG 219 SEG55 488.7 1352.5 259 SEG 220 SEG56	G83 -967.3 1352.5 G84 -1019.3 1352.5 G85 -1071.3 1352.5 G86 -1123.3 1352.5
208 SEG44 1060.7 1352.5 248 SEG 209 SEG45 1008.7 1352.5 249 SEG 210 SEG46 956.7 1352.5 250 SEG 211 SEG47 904.7 1352.5 251 SEG 212 SEG48 852.7 1352.5 252 SEG 213 SEG49 800.7 1352.5 253 SEG 214 SEG50 748.7 1352.5 254 SEG 215 SEG51 696.7 1352.5 255 SEG 216 SEG52 644.7 1352.5 256 SEG 217 SEG53 592.7 1352.5 257 SEG 218 SEG54 540.7 1352.5 258 SEG 219 SEG55 488.7 1352.5 259 SEG 220 SEG56 436.7 1352.5 260 SEG 221 SEG57 3	G84 -1019.3 1352.5 G85 -1071.3 1352.5 G86 -1123.3 1352.5
209 SEG45 1008.7 1352.5 249 SEG 210 SEG46 956.7 1352.5 250 SEG 211 SEG47 904.7 1352.5 251 SEG 212 SEG48 852.7 1352.5 252 SEG 213 SEG49 800.7 1352.5 253 SEG 214 SEG50 748.7 1352.5 254 SEG 215 SEG51 696.7 1352.5 255 SEG 216 SEG52 644.7 1352.5 256 SEG 217 SEG53 592.7 1352.5 257 SEG 218 SEG54 540.7 1352.5 258 SEG 219 SEG55 488.7 1352.5 259 SEG 220 SEG56 436.7 1352.5 260 SEG 221 SEG57 384.7 1352.5 261 SEG	G85 -1071.3 1352.5 G86 -1123.3 1352.5
210 SEG46 956.7 1352.5 250 SEG 211 SEG47 904.7 1352.5 251 SEG 212 SEG48 852.7 1352.5 252 SEG 213 SEG49 800.7 1352.5 253 SEG 214 SEG50 748.7 1352.5 254 SEG 215 SEG51 696.7 1352.5 255 SEG 216 SEG52 644.7 1352.5 256 SEG 217 SEG53 592.7 1352.5 257 SEG 218 SEG54 540.7 1352.5 258 SEG 219 SEG55 488.7 1352.5 259 SEG 220 SEG56 436.7 1352.5 260 SEG 221 SEG57 384.7 1352.5 261 SEG	G86 -1123.3 1352.5
211 SEG47 904.7 1352.5 251 SEG 212 SEG48 852.7 1352.5 252 SEG 213 SEG49 800.7 1352.5 253 SEG 214 SEG50 748.7 1352.5 254 SEG 215 SEG51 696.7 1352.5 255 SEG 216 SEG52 644.7 1352.5 256 SEG 217 SEG53 592.7 1352.5 257 SEG 218 SEG54 540.7 1352.5 258 SEG 219 SEG55 488.7 1352.5 259 SEG 220 SEG56 436.7 1352.5 260 SEG 221 SEG57 384.7 1352.5 261 SEG	
212 SEG48 852.7 1352.5 252 SEG 213 SEG49 800.7 1352.5 253 SEG 214 SEG50 748.7 1352.5 254 SEG 215 SEG51 696.7 1352.5 255 SEG 216 SEG52 644.7 1352.5 256 SEG 217 SEG53 592.7 1352.5 257 SEG 218 SEG54 540.7 1352.5 258 SEG 219 SEG55 488.7 1352.5 259 SEG 220 SEG56 436.7 1352.5 260 SEG 221 SEG57 384.7 1352.5 261 SEG	G87 -1175.3 1352.5
213 SEG49 800.7 1352.5 253 SEG 214 SEG50 748.7 1352.5 254 SEG 215 SEG51 696.7 1352.5 255 SEG 216 SEG52 644.7 1352.5 256 SEG 217 SEG53 592.7 1352.5 257 SEG 218 SEG54 540.7 1352.5 258 SEG 219 SEG55 488.7 1352.5 259 SEG 220 SEG56 436.7 1352.5 260 SEG 221 SEG57 384.7 1352.5 261 SEG	
214 SEG50 748.7 1352.5 254 SEG 215 SEG51 696.7 1352.5 255 SEG 216 SEG52 644.7 1352.5 256 SEG 217 SEG53 592.7 1352.5 257 SEG 218 SEG54 540.7 1352.5 258 SEG 219 SEG55 488.7 1352.5 259 SEG 220 SEG56 436.7 1352.5 260 SEG 221 SEG57 384.7 1352.5 261 SEG	G88 -1227.3 1352.5
215 SEG51 696.7 1352.5 255 SEG 216 SEG52 644.7 1352.5 256 SEG 217 SEG53 592.7 1352.5 257 SEG 218 SEG54 540.7 1352.5 258 SEG 219 SEG55 488.7 1352.5 259 SEG 220 SEG56 436.7 1352.5 260 SEG 221 SEG57 384.7 1352.5 261 SEG	G89 -1279.3 1352.5
216 SEG52 644.7 1352.5 256 SEG 217 SEG53 592.7 1352.5 257 SEG 218 SEG54 540.7 1352.5 258 SEG 219 SEG55 488.7 1352.5 259 SEG 220 SEG56 436.7 1352.5 260 SEG 221 SEG57 384.7 1352.5 261 SEG	G90 -1331.3 1352.5
217 SEG53 592.7 1352.5 257 SEG 218 SEG54 540.7 1352.5 258 SEG 219 SEG55 488.7 1352.5 259 SEG 220 SEG56 436.7 1352.5 260 SEG 221 SEG57 384.7 1352.5 261 SEG	G91 -1383.3 1352.5
218 SEG54 540.7 1352.5 258 SEG 219 SEG55 488.7 1352.5 259 SEG 220 SEG56 436.7 1352.5 260 SEG 221 SEG57 384.7 1352.5 261 SEG	G92 -1435.3 1352.5
219 SEG55 488.7 1352.5 259 SEG 220 SEG56 436.7 1352.5 260 SEG 221 SEG57 384.7 1352.5 261 SEG	G93 -1487.3 1352.5
220 SEG56 436.7 1352.5 260 SEG 221 SEG57 384.7 1352.5 261 SEG	G94 -1539.3 1352.5
221 SEG57 384.7 1352.5 261 SEG	G95 -1591.3 1352.5
	G96 -1643.3 1352.5
222 SEG58 332.7 1352.5 262 SEG	G97 -1695.3 1352.5
	G98 -1747.3 1352.5
223 SEG59 280.7 1352.5 263 SEG	G99 -1799.3 1352.5
224 SEG60 228.7 1352.5 264 SEG	G100 -1851.3 1352.5
225 SEG61 176.7 1352.5 265 SEG	G101 -1903.3 1352.5
226 SEG62 124.7 1352.5 266 SEG	G102 -1955.3 1352.5
227 SEG63 72.7 1352.5 267 SEG	G103 -2007.3 1352.5
228 SEG64 20.7 1352.5 268 SEG	G104 -2059.3 1352.5
229 SEG65 -31.3 1352.5 269 SEG	G105 -2111.3 1352.5
230 SEG66 -83.3 1352.5 270 SEG	G106 -2163.3 1352.5
231 SEG67 -135.3 1352.5 271 SEG	G107 -2215.3 1352.5
232 SEG68 -187.3 1352.5 272 SEG	G108 -2267.3 1352.5
233 SEG69 -239.3 1352.5 273 SEG	G109 -2319.3 1352.5
234 SEG70 -291.3 1352.5 274 SEG	G110 -2371.3 1352.5
235 SEG71 -343.3 1352.5 275 SEG	G111 -2423.3 1352.5
236 SEG72 -395.3 1352.5 276 SEG	G112 -2475.3 1352.5
237 SEG73 -447.3 1352.5 277 SEG	G113 -2527.3 1352.5
238 SEG74 -499.3 1352.5 278 SEG	G114 -2579.3 1352.5
	G115 -2631.3 1352.5
240 SEG76 -603.3 1352.5 280 SEG	


Pad No.	Pad Name	X (µm)	Y (µm)	Pad No.	Pad Name	X (µm)	Y (µm)
281	SEG117	-2735.3	1352.5	315	COM35	-4443.0	874.1
282	SEG118	-2787.3	1352.5	316	COM36	-4443.0	822.1
283	SEG119	-2839.3	1352.5	317	COM37	-4443.0	770.1
284	SEG120	-2891.3	1352.5	318	COM38	-4443.0	718.1
285	SEG121	-2943.3	1352.5	319	COM39	-4443.0	666.1
286	SEG122	-2995.3	1352.5	320	COM40	-4443.0	614.1
287	SEG123	-3047.3	1352.5	321	COM41	-4443.0	562.1
288	SEG124	-3099.3	1352.5	322	COM42	-4443.0	510.1
289	SEG125	-3151.3	1352.5	323	COM43	-4443.0	458.1
290	SEG126	-3203.3	1352.5	324	COM44	-4443.0	406.1
291	SEG127	-3255.3	1352.5	325	COM45	-4443.0	354.1
292	SEG128	-3307.3	1352.5	326	COM46	-4443.0	302.1
293	SEG129	-3359.3	1352.5	327	COM47	-4443.0	250.1
294	SEG130	-3411.3	1352.5	328	COM48	-4443.0	198.1
295	SEG131	-3463.3	1352.5	329	COM49	-4443.0	146.1
296	DUMMY	-3515.3	1352.5	330	COM50	-4443.0	94.1
297	DUMMY	-3567.3	1352.5	331	COM51	-4443.0	42.1
298	DUMMY	-3619.3	1352.5	332	COM52	-4443.0	-9.9
299	DUMMY	-3671.3	1352.5	333	COM53	-4443.0	-61.9
300	DUMMY	-3723.3	1352.5	334	COM54	-4443.0	-113.9
301	DUMMY	-3775.3	1352.5	335	COM55	-4443.0	-165.9
302	DUMMY	-3827.3	1352.5	336	COM56	-4443.0	-217.9
303	DUMMY	-3879.3	1352.5	337	COM57	-4443.0	-269.9
304	DUMMY	-3931.3	1352.5	338	COM58	-4443.0	-321.9
305	DUMMY	-3983.3	1352.5	339	COM59	-4443.0	-373.9
306	DUMMY	-4035.3	1352.5	340	COM60	-4443.0	-425.9
307	DUMMY	-4087.3	1352.5	341	COM61	-4443.0	-477.9
308	DUMMY	-4139.3	1352.5	342	COM62	-4443.0	-529.9
309	DUMMY	-4443.0	1186.1	343	COM63	-4443.0	-581.9
310	DUMMY	-4443.0	1134.1	344	COMS0	-4443.0	-633.9
311	DUMMY	-4443.0	1082.1	345	DUMMY	-4443.0	-685.9
312	COM32	-4443.0	1030.1	346	DUMMY	-4443.0	-737.9
313	COM33	-4443.0	978.1	347	DUMMY	-4443.0	-789.9
314	COM34	-4443.0	926.1	· ·			


ML9058E ALIGNMENT MARK SPECIFICATION 1

Alignment Mark Coordinates



Alignment mark	X(µm)	Y(µm)
Α	-4270.3	1364.5
В	4259.7	1364.5
С	4455	-1180.9
D	-4455	-1180.9
Е	-4458.5	1368
F	4458.5	-1368






Alignment Mark Construction Layer

A,B,C,D: Metal Layer E,F:Bump Layer

Alignment Mark Specification

Symbol Pa	ram eter	Mark	Size(µm)
a Align	ment mark Width	A,B,C,D	34
a Aligit	ment mark width	E,F	43
h	Alignment mark Size	A,B,C,D	100
b		E,F	98
С	Alignment mark to adjacent and metal Distance (MIN.)	A,B,C	60
	Alignment mark-to-adjacent pad metal Distance (MIN.)	D	106.6
	Alignment mark-to-adjacent pad bump Distance (MIN.)	E	109.4
		F	77




Bump

ML9058E GOLD BUMP SPECIFICATION

Gold Bump Specification


Symbo	Parameter M	in.	Тур.	Max.	Unit
I					
Α	Bump Pitch (Min.Section: Segment Section)	52		_	μ m
В	Bump Size (Segment Section: Pitch Direction)	29	32	35	μ m
С	Bump Size (Segment Section: Depth Direction)	114	117	120	μ m
D Burn o-to-Bump Distance		17	20	23	μ m
	(Segment Section: Pitch Direction)				
Е	Bump Pitch (Min.Section: Input Section)	85	_	_	μ m
F	Bump Size (Input Section: Pitch Direction)	57	60	63	μ m
G	Bump Size (Input Section: Depth Direction)	67	70	73	μ m
H Burn o-to-Bump Distance		22	25	28	μ m
	(Input Section: Pitch Direction)				
1	Bump Size (Figure "L" alignment mark: Length)	95	98	101	μ m
J	Bump Size (Figure "L" alignment mark: Width)	40	43	46	μ m
_	Pad center to Bump center allowable error	_		2	μ m
K	Bump Height	12	15	18	μ m
_	Bumph Height Dispersion Inside Chip (Range)	_	1	3	μ m
L	Bump Edge Height	_		3	μ m
_	Shear Strength (g)	18		_	g
_	Bump hardness: High (Hv: 25g load)	50		110	Hv
	Bump hardness: Low (Hv: 25g load)	30	_	70	Hv

Top View and Cross Section View



EXAMPLE OF VOLTAGE MULTIPLIER CONNECTION

An example of the 3.5-time voltage multiplier connection is shown below, as a variation of the 4-time voltage multiplier.



Example of voltage multiplier connection


For the 3.5-time voltage multiplier, V_{IN} should be in the voltage range shown below:

 $4.8V \leq\!\! V_{IN}\!\! \leq 5.2V$


 $(V_{OUT} = 3 \times (V_{IN}) + (VC3 +) \le 18.33V)$

VC3+ should be in the range of $(V_{IN})/2\pm2\%$.


REFERENCE DATA




Equivalent circuit to 3-time voltage multiplier with trace resistances external to COG-mounted chip




REFERENCE DATA




Equivalent circuit to 4-time voltage multiplier with trace resistances external to COG-mounted chip




REFERENCE DATA




Equivalent circuit to 3.5-time voltage multiplier with trace resistances external to COG-mounted chip



EQUIVALENT CIRCUIT FOR EVALUATING POWER-UP STABILIZATION TIME IN COG MOUNTING




3-time voltage multiplier measuring circuit




4-time voltage multiplier measuring circuit

REFERENCE DATA

(The rise time until V1-V5 is stabilized when command "2F" is input after power-on in COG mounting.) 3-time voltage multiplication




4-time voltage multiplication




REFERENCE DATA


(The rise time until V1-V5 is stabilized when command "2F" is input after power-on in COG mounting.) 3-time voltage multiplication



4-time voltage multiplication




EQUVALENT CIRCUIT FOR EVALUATING POWER-UP STABILIZATION TIME IN COG MOUNTING




3.5-time voltage multiplier measuring circuit

REFERENCE DATA

(The rise time until V1-V5 is stabilized when command "2F" is input after power-on in COG mounting.) 3.5-time multiplication





REVISION HISTORY

_	Date	Page			
Document No.		Previous	Current	Description	
		Edition	Edition		
FEDL9058E-01	April. 13, 2007	_	_	Final edition 1	

NOTICE

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing LAPIS Semiconductor's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from LAPIS Semiconductor upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be u sed with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace m achinery, n uclear-reactor con troller, f uel-controller or oth ers afety device). LA PIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2007 - 2011 LAPIS Semiconductor Co., Ltd.