



ML9476

1/3 or 1/4 Duty, 16-Output LCD Driver

GENERAL DESCRIPTION

The ML9476 is an LCD driver for dynamic display. It has a function to switch between 1/3 and 1/4 duty. When 1/4 duty is selected, an LCD of up to 64 segments can be driven directly; when 1/3 duty is selected, an LCD of up to 48 segments can be driven directly.

FEATURES

• Logic power supply voltage : 2.7 to 3.6 V, 4.5 to 5.5 V

Driver power supply voltage
 Operatin g temperature
 3.5 to 5.5 V
 -40 to +105°C

• 16 segment outputs

1/4 duty : Up to 64 segments can be displayed. 1/3 duty : Up to 48 segments can be displayed.


• Serially interfaces with the CPU using the three signal lines of LOAD, DATA_IN, and CLOCK

• Built-in RC oscillator circuit for LCD AC drive (the CLKSEL pin allows selecting an external clock input)


• Built-in voltage-dividing resistor for bias voltage generation

• Package : 48-pin plastic TQFP (TQFP48-P-0707-0.50-K)

BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)




48-Pin Plastic TQFP

N.C: No-Connection pin


PIN DESCRIPTION

Symbol I/O		Description
OSC I/O		Pin for oscillation. Has a Schmitt circuit built in. An oscillator circuit can be configured by connecting one external resistor and one external capacitor. Since an o scillator cir cuit is su sceptible to ex ternal noise, make the w iring between this pin and external components as short as possible. An external clock input can be selected by CLKSEL. The relationship between oscillation frequency fosc and frame frequency free (CT)
DATA_IN I		f _{FRM} = f _{OSC} /24 ^(*1) Serial data input pin. Has a Schmitt circuit built in. The LCD display is turned on when the input data signal is at a "H" level and turned off when the input data signal is at a "L" level.
CLOCK I		Shift clock input pin. Has a Schmitt circuit built in. Data to the DATA_IN pin is shifted in sync with the rising edges of the shift clock pulses.
LOAD I		Load pulse input pin. Has a Schmitt circuit built in. Used to transfer serially input data to the display latch or write commands.
TEST I		IC test pin. Has a pull-down resistor built in. Leave this pin open or connect it to VSS when not used.
CLKSEL I		OSC pin input switching pin. When using the built-in oscillator circuit, set this pin to a "L" level; when inputting an external clock, set this pin to a "H" level. While this pin is at a "H" level, the oscillator circuit connected is disabled.
3/4SEL I		1/3- or 1/4-duty switching input pin. When "H" level is input, 1/3 duty is selected and when "L" level is input, 1/4 duty is selected.
RESET	I	Reset signal input pin for initializing the IC. Has a Schmitt circuit built in. This pin is enabled by setting it to "L" level. This pin has a built-in pull-up resistor. Normally, this pin, when connected with an external capacitor, performs power-on reset. (*2)
COM1 COM2 COM3 COM4	0	Output pins for LCD display. Connect to the common pins of the LCD panel. - When 1/3 duty is selected: Common signals are outputted through the COM1, COM2, and COM3 pins. Leave the COM4 pin open. - When 1/4 duty is selected: Common signals are outputted through the COM1, COM2, COM3, and COM4 pins.
SEG1 to SEG16	0	Output pins for LCD display. Connect to the segment pins of the LCD panel. For the relationship between each output of these pins and data, see the section on "Data Structure."
LVDD	ı	Logic power supply pin.
DVDD	_	LCD driver power supply pin.
VSS	_	Ground pin.
N.C	_	No-Connection pin. Normally leave this pin open.

*1: Oscillator circuit configuration



*2: Reset circuit configuration



ABSOLUTE MAXIMUM RATINGS

Parameter Sy	mbol	Condition	Rating	Unit
Power supply voltage	LVDD, DVDD	Ta = 25°C	-0.3 to +6.5	V
Input voltage	VI	Ta = 25°C	-0.3 to LVDD+0.3	V
Power dissipation	P _D Ta	≤ 105°C	350	mW
Output current	lo	Ta = 25°C	-2.0 to +2.0	mA
Storage temperature	T _{STG}	_	-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

Parameter Sy	mbol	Condition	Range	Unit
Logic power supply voltage	LVDD	VSS= 0 V	2.7 to 3.6, 4.5 to 5.5	V
LCD drive voltage	DVDD	VSS= 0 V	3.5 to 5.5	V
CLOCK frequency	fcp	_	0.01 to 2	MHz
Operating temperature	Ta	_	-40 to +105	°C

Recommended setting range for external parts (for oscillator circuit)

(LVDD = 4.5 to 5.5 V)

Parameter Sy	mbol	Condition	Min.	Max.	Unit
Oscillator resistor	Ro	_	20	82	kΩ
Oscillator capacitor	Co		0.01	0.047	μF
Frame frequency	f _{FRM}		14.6	451.0	Hz

The relatio nship b etween e xternal o scillator resisto r v alue, ex ternal o scillator cap acitor v alue, a nd frame frequency is as follows:

 $fFRM = f_{OSC} / 24$

f $_{OSC}$ = 1 / (device coefficient × external oscillator resistor value R_O × external oscillator capacitor value C_O) Device coefficient = 0.6±23%

(LVDD = 2.7 to 3.6 V)

Parameter Sy	mbol	Condition	Min.	Max.	Unit
Oscillator resistor	Ro	_	20	82	kΩ
Oscillator capacitor	Co	_	0.01	0.047	μF
Frame frequency	f _{FRM}	_	14.6	451.0	Hz

The relatio nship b etween e xternal o scillator resisto r v alue, ex ternal o scillator cap acitor v alue, a nd frame frequency is as follows:

 $fFRM = f_{OSC} / 24$

f $_{OSC}$ = 1 / (device coefficient × external oscillator resistor value R_O × external oscillator capacitor value C_O) Device coefficient = 0.6±23%

ELECTRICAL CHARACTERISTICS

DC Characteristics

(LVDD = 2.7 to 3.6 V, 4.5 to 5.5 V, DVDD = 3.5 ± 0.5 , Ta = -40 ± 0.05 °C)

	$(LVDD = 2.7 \text{ to } 3.6 \text{ V}, 4.5 \text{ to } 5.5 \text{ V}, DVDD = 3.5 \text{ to } 5.5, 1a = -40 \text{ to } +105^{\circ}\text{C})$						
Parameter Sy	mbol	Condition	Min.	Max.	Unit	Applicable pin	
	.,	LVDD = 4.5 to 5.5V	0.8LVDD			*1	
	V _{IH}	LVDD = 2.7 to 3.6V	0.85LVDD				
#I 17 : t It		LVDD = 4.5 to 5.5V	0.011/00	1.VDD.V			
"H" input voltage	.,	CLKSEL = "H"	0.8LVDD	LVDD V		000	
	V _{IHOSC}	LVDD = 2.7 to 3.6V	0.0511/00			OSC	
		CLKSEL = "H"	0.85LVDD				
	.,	LVDD = 4.5 to 5.5V		0.2LVDD		*4	
	V_{IL}	LVDD = 2.7 to 3.6V		0.15LVDD		*1	
(1.2)		LVDD = 4.5 to 5.5V	•	0.01.1/0.0			
"L" input voltage	.,	CLKSEL = "H"	0	0.2LVDD	V	000	
	V _{ILOSC}	LVDD = 2.7 to 3.6V		0.4511/00		OSC	
		CLKSEL = "H"		0.15LVDD			
	I _{IH1}	V _I = LVDD		1	μА	*2	
"H" input current		V _I = LVDD		4	Δ.	000	
	I _{IHOSC}	CLKSEL = "H"		1	μΑ	OSC	
	I_{IL1}	V _I = 0V	-1		μА	*2	
	I _{IL2}	LVDD = 5V	-0.009	-0.045	mA		
		$V_1 = 0V$	-0.009	-0.045	IIIA	RESET	
"L" input current		LVDD = 3V	-0.004 -0.03	3 0	mA	NESET	
		V _I = 0V	-0.004 -0.03	0	IIIA		
	luana	$V_1 = 0V$	-1		μΑ	osc	
	I _{ILOSC}	CLKSEL = "H"	<u>-</u> ı	<u>—</u>	μΛ	030	
	V_{OS0}	DVDD = 4.5V	DVDD – 0.8		V		
	V OS0	$I_0 = -10 \mu A$	DVDD = 0.0	<u> </u>	V		
	V _{OS1}	DVDD = 4.5V	2/3DVDD - 0.8	2/3DVDD + 0.8	V		
Segment output		$I_0 = \pm 10 \mu A$	2/30 000 - 0.0	2/30/00 1 0.0	v	SEG1 to	
voltage	V _{OS2}	DVDD = 4.5V	1/3DVDD - 0.8	1/3DVDD + 0.8	V	SEG16	
	V US2	$I_O = \pm 10 \mu A$	1700 400 0.0	1700 100 10:0			
	V _{OS3}	DVDD = 4.5V	— 0.8		V		
	V 083	$I_0 = 10 \mu A$	0.0		•		
	V _{OC0}	DVDD = 4.5V	DVDD – 0.77	_	V		
Common output voltage	• 000	$I_0 = -10 \mu A$			•		
	V _{OC1}	DVDD = 4.5V	2/3DVDD –	2/3DVDD+0.77	V		
	• 001	$I_0 = \pm 10 \mu A$	0.77	2,00 000	·	COM1 to	
	V _{OC2}	DVDD = 4.5V	1/3DVDD –	1/3DVDD+0.77	V	COM4	
	• 002	$I_0 = \pm 10 \mu A$	0.77		•		
	V _{OC3}	DVDD = 4.5V	— 0.77		V		
	• 003	I _O = 10μA	0.11				
Dynamic supply	I _{DVDD+} I _L	*3	— 0.5		mA	LVDD,	
current	VDD	-	0.0			DVDD	

^{*1} C LOCK, LOAD, DATA_IN, RESET, 3/4SEL, and CLKSEL *2 CLOCK, LOAD, DATA_IN, 3/4SEL, and CLKSEL


^{*3} C $_{O}$ = 0.022 μF , R_{O} = 33 $k\Omega$, no load

Switching Characteristics (Serial Interface)

(LVDD = 2.7 to 3.6 V, 4.5 to 5.5 V, DVDD = 3.5 to 5.5 V, $Ta = -40 \text{ to } +105^{\circ}\text{C}$)

	<u> </u>			,	10 10 100 0
Parameter Sy	mbol	Condition	Min.	Max.	Unit
Clock frequency	f _{CP} —		0.01	2.0	MHz
Clock pulse width	twcp —		70	_	ns
Rise time, Fall time *4	t _r , t _f —		_	3	μS
Data setup time	t _{DSU} —		50	_	ns
Data hold time	t _{DHD} —		50	_	ns
Load pulse width	t _{WLD} —		100	_	ns
Clock to load time	t _{CL} —		100	_	ns
Load to clock time	t _{LC} —		100	_	ns

*4 Applied to CLOCK pin




Switching Characteristics (External Clock Input to OSC)


(LVDD = 2.7 to 3.6 V, 4.5 to 5.5 V, DVDD = 3.5 to 5.5 V, Ta = -40 to +105°C)

Parameter S	ymbol	ymbol Condition		Max.	Unit
OSC input frequency	f _{osc}	CLKSEL = "H"	0.5	10	kHz
OSC rise time, fall time *5	t_{rosc}, t_{fOSC}	CLKSEL = "H"	_	1	μS
OSC "H" period	t _{whosc}	CLKSEL = "H"	4	_	μS
OSC "L" period	twLosc	CLKSEL = "H"	4	_	μS

*5 Applied to OSC pin




POWER-ON/OFF TIMING



If LVDD is in the range of 0 V to LVDDmin, make sure that LVDD \geq DVDD and t \geq 0[ns] are satisfied. When performing power-on reset with a capacitor connected to the \overline{RESET} pin, be careful about the relationship between the capacitance value and the rise time of the power supply.

INITIALIZATION TIMING



Drive the \overline{RESET} pin Low and hold it Low under the condition "t1 \geq 0[ns]" until LVDD reaches LVDDmin.

The value of the current of the pull-up resistor is specified for \overline{RESET} pin.

The customer needs to select an external capacitor that meets the timing requirements shown above.

FUNCTIONAL DESCRIPTION


Description of Operation

• Display data input

As described in the section on "Data Structure," display data consists of a data field, which corresponds to the LCD segments ON and OFF, and a command field, which indicates the input of display data.

Set a value in each of bits C0 and C1 in the command field according to the common output that corresponds to the display data, and set a display data input command in the remaining four bits.

Data that has been input to the DATA_IN pin is loaded into the shift register on the rising edges of the CLOCK pulses, transferrred to the display data latch during the "H" level period of the LOAD pulse, and then output via the segment driver.




• Display ON, display OFF

Display goes off when power-on reset is executed; therefore, to turn display on, write the display ON command (F5).

The display OFF command (F4) is a command that makes all segments go off. By writing the display OFF command, the segments go off irrespective of display data.

The display ON command (F5) is a command that clears a display off state. By writing the display ON command, display goes back to the previous state.



List of Commands


Command name	C5 (24	C3 ¢2 ¢1		1	C0	Description	
F0 0		0	0	0	×	\times D	isabled	
F0'	0 0		0 1		×	\times D	isabled	
F1	0	0	10		0	0	Display data input (corresponds to COM1)	
						1	Display data input (corresponds to COM2)	
					1	0	Display data input (corresponds to COM3)	
						1	Display data input (corresponds to COM4)	
F2 0		1	0	×	×	\times D	isabled	
F3	0	1	10		0	0 D	isabled	
						1	Disabled	
					1	0 D	isabled	
						1 D	isabled	
F3'	0 1		11		×	×	Disabled	
F4	10		10		×	\times D	isplay OFF	
F5	10		11		×	× D	× D splay ON	
F6 1		1	0	×	×	\times D	isabled	
F7 1		0	0	×	×	\times D	isabled	
F8 1		1	1	×	×	× D	isabled	

×: Don't care

If a "Disabled" command is executed, no transfer is carried out from the shift register to the latch; however, data within the shift register will be rewritten. To transfer correct data to the latch, it is necessary to transfer data again using the F1 command.

Data Structure


[Input data]




- Note 1: The setting of command F4 or F5 becomes enabled by inputting only the four bits of C2 to C5. (No need to input D1 to D16, C0, or C1.)
- Note 2: If any dummy bits are required because of the transfer bit count, add them before the first bit.
- Note 3: Command execution depends on the value of bits C5 to C0 stored immediately before LOAD goes to a "H" level.

Common and Segment Output Waveforms


• 1/3 duty








APPLICATION CIRCUIT



PACKAGE DIMENSIONS

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact ROHM's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

REVISION HISTORY

		F	Page	
Document No.	Date	Previous Edition	Current Edition	Description
FEDL9476-01	Oct. 1, 2010	_	_	Final edition 1

NOTICE

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing LAPIS Semiconductor's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from LAPIS Semiconductor upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care w as taken in ensuring the accuracy of the information specified in this document. Ho wever, should you incur a ny damage a rising from a ny i naccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be u sed with general-use electronic equipment or devices (such as a udio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its P roducts, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the P roducts sa fety measures to guard a gainst the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any P roduct ou tside of the prescribed scope or not in accordance with the instruction manual.

The Pr oducts are n ot designed or m anufactured to be u sed with any equipment, device or s ystem which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to h uman life or create a ris k of hum an injury (s uch as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). L APIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a R OHM sales representative before purchasing.

If you intend to export or s hip overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a licen se or permit under the Law.

Copyright 2010 - 2011 LAPIS Semiconductor Co., Ltd.