MLC510B

8-bit micro-controller with 160 dots LCD driver

Features


- Single chip 8-bit micro-controller
- Operating voltage: 1.8~3.6V
- Memory :
 - Program ROM : 8K Bytes
 - · Data RAM : 128 Bytes
 - LCD display RAM : 20 Bytes
- 18 input/output pins:
 - Dedicated I/O pins: P0[0:3]
 - Shared input or output pins:
 - P0[4:5]/TMin
 - P1[0:1]/IR
 - P2[0:1]

- P3[0:7]/Segment
- LCD driver output:
 - Max 32 segment × 5 common
 - 1/4 or 1/5 duty 1/3 bias driving mode
- Two re-loadable 8-bit timers
- Build-in Watch-Dog timer
- Build-in dual oscillation circuit:
 - Single or dual clock operation is selected by code option
 - RC type main oscillator
 - Crystal type sub-oscillator

Application Field

Timepiece, sport meter

This document contains information on a new product under development by MEGAWIN. MEGAWIN reserves the right to change or discontinue this product without notice.






General Description

MLC510B is a low-cost, high-performance 8-bit micro-controller of MEGAWIN, which integrates an 8-bit RISC CPU core, ROM, RAM, timers, LCD driver, I/O ports, and system control circuits. The ROM can store data table and program. The MLC510B provides two build-in oscillators, which allows the chip to operate in dual-clock or single-clock operation mode. User can arrange the clock mode to minimize the power consumption. The MLC510B is suitable for timepiece, sport meter, toy controllers, and other products.

Pad No.	Pad Name	I/O	Description
P22 ~ P48	SEG0 ~ SEG31	0	LCD segment signal output pins. SEG24~SEG31 share pads with P3 [7:0].
P23 ~ P27	COM0 ~ COM4	0	LCD common signals output pins.
P28 ~ P33	P0.0 ~ P0.5	I/O	Programmable I/O ports with interrupt function. Port0.4, 0.5 can be the input of timers.
P34~ P35	P1.0 ~ P1.1	I/O	Programmable I/O ports. Port P1.0, 1.1 can be output with IR carrier.
P38 P40	P2.0 ~ P2.1	I/O	Programmable input or output port.
P43	OSCI	Ι	RC oscillator input pin.
P44 P45	X32O, X32I	O/I	32.768KHz crystal oscillator pins.
P39 P41	AVSS, VSS	Р	Ground pins (need to connect together)
P37 P36	AVDD, VDD	Р	Positive power pins (need to connect together)
P42	/RES	Ι	System reset pin (low active)
P47 P46	V1, V2	Ι	LCD voltage external input pins.


Pad Description (57 pads)

Block Diagram



Function Description

Registers



Accumulator

The accumulator is a general-purpose 8-bit register, which stores the results of most arithmetic and logic operations. In addition, the accumulator usually contains one of two data words that are used in these operations.

Index Register (X, Y)

There are two 8-bit index registers (X and Y), which may be used to count program steps or to provide an index value to be used for generating an effective address. When executing an instruction, which specifies indexed addressing, the CPU fetches the OP Code and the base address, and modifies the address by adding the index register to it prior to perform the desired operation. Pre- or post-index of index address is possible.

Processor Status Register (P)

The 8-bit processor status register contains seven status flags. Some of the flags are controlled by

	the p	orogra	m,	others	may	be	controlled	by	both	the	prog	ram	and	the	CPU.
Bit 7		7		Bit 6	Bit	5	Bit 4	Bi	t 3	Bit	2	В	it 1	Bi	it O
	N			V	1		В	[C	_			Z	(С

N: Signed flag, 1 = negative, 0 = positive

V: Overflow flag, 1 = true, 0 = false

B: BRK interrupt command, 1 = BRK, 0 = IRQB

D: Decimal mode, 1 = true, 0 = false

- I: IRQB disable flag, 1 = disable, 0 = enable
- Z: Zero flag, 1 = true, 0 = false
- C: Carry flag, 1 = true, 0 = false

Program Counter (PC)

The 16-bit program counter register provides the addresses, which step the micro-controller through sequential program instructions. Each time the micro-controller fetches an instruction from program memory, the lower byte of the program counter (PCL) is placed on the low-order 8 bits of the address bus, and the higher byte of the program counter (PCH) is placed on the high-order 8 bits. The counter is incremented each time when an instruction or data is fetched from program memory.


Stack Pointer (S)

The stack pointer is an 8-bit register, which is used to control the addressing of the variable-length stack. The stack pointer is automatically incremented and decremented under control of the micro-controller to perform stack manipulations by the direction of either the program or interrupts (/NMI or /IRQ). The stack allows simple implementation of nested subroutines, and multiple level interrupts. The stack pointer is initialized by the user's software.

Memory Map

There are 128 bytes SRAM in MLC510B. They are located at both 0000H to 007FH and 0100H to 017FH regions. The address 0000H to 007FH and 0100H to 017FH share the same RAM block. The address 00C0H to 00FFH and 0200H to 027FH are special function register area. For LCD function, there are 20 bytes LCD RAM (1000H to 1013H) in MLC510B. They can also be used as a general purpose RAM when LCD function is unused.

There are 8K bytes program/data ROM in MLC510B. The ROM address ranges from 4000H to 5FFFH. It can store program and data. The address mapping of MLC510B is shown below.



Special Function Register (SFR)

The address 00C0H to 00FFH and 0200H to 027FH are reserved for special function registers (SFR). The SFR is used to control or store the status of I/O, timers, system clock and other peripheral.

•••	•				
Address	Content	Default	Address	Content	Default
00C0		Х	00D0		Х
00C1		Х	00D1		Х
00C2	IRQ_EN / IRQ_ST	00	00D2		Х
00C3	IRQ_CLR	00	00D3		Х
00C4		00	00D4		Х
00C5		00	00D5	P1_MFR	00
00C6		00	00D6		Х
00C7		00	00D7	P3_MFR	Х
00C8	TM1L	00	00D8	P0	00
00C9		00	00D9	P1	00
00CA	TM1_CTL	00	00DA	P2	00
00CB		Х	00DB	P3	Х
00CC	DIV1_ICLR	00	00DC		Х
00CD	DIV1_IST/ DIV1_IEN	00	00DD		Х
00CE	SCK_SEL	00	00DE	WDT_CTL	00
00CF	DIV1_H	00	00DF		Х

Address	Content	Default	Address	Content	Default
00E0		Х	00F0		Х
00E1		Х	00F1		Х
00E2		Х	00F2		Х
00E3		Х	00F3		Х
00E4		Х	00F4		Х
00E5		Х	00F5		Х
00E6		Х	00F6		Х
00E7		Х	00F7		Х
00E8	TM2_L	00	00F8		Х
00E9		00	00F9		Х
00EA	TM2_CTL	00	00FA		
00EB		Х	00FB		Х
00EC		Х	00FC		Х
00ED		Х	00FD		00
00EE		Х	00FE		Х
00EF		Х	00FF		Х

Address	Content	Default	Address	Content	Default
0200	PWR_CR	00	0210		Х
0201		Х	0211		Х
0202	RLH_EN	00	0212		Х
0203		Х	0213		Х
0204		Х	0214		Х
0205		Х	0215		Х
0206		Х	0216		Х
0207		Х	0217		Х
0208		Х	0218		Х
0209		Х	0219		Х
020A		Х	021A		Х
020B		Х	021B		Х
020C		Х	021C		Х
020D		Х	021D		Х
020E		Х	021E		Х
020F		Х	021F		Х

SFR (special function register): 0200H ~ 027FH

Address	Content	Default	Address	Content	Default
0220		Х	0230		Х
0221		Х	0231		Х
0222		Х	0232		Х
0223		Х	0233		Х
0224		Х	0234		Х
0225		Х	0235		Х
0226		Х	0236		Х
0227		Х	0237		Х
0228		Х	0238		Х
0229		Х	0239		Х
022A		Х	023A		Х
022B		Х	023B		Х
022C		Х	023C		Х
022D		Х	023D		Х
022E		Х	023E		Х
022F		Х	023F		Х

Omenial		Deviater	Continued
Special	Function	Register,	Continued


Address	Content	Default	Address	Content	Default
0240	P0DIR	00	0250	LCD_CR	00
0241	P0CFG	00	0251		00
0242			0252	STB_CTL	00
0243			0253	STB_COM	00
0244	P1DIR	00	0254	P01_LTH	00
0245	P1CFG	00	0255		Х
0246		Х	0256		Х
0247		Х	0257		Х
0248	P2DIR	00	0258		Х
0249	P2CFG	00	0259		Х
024A		Х	025A		Х
024B		Х	025B		Х
024C	P3DIR	Х	025C		Х
024D		Х	025D		Х
024E		Х	025E		Х
024F		Х	025F		Х

Address	Content	Default	Address	Content	Default
0260		Х	0270		Х
0261		Х	0271		Х
0262		Х	0272		Х
0263		Х	0273		Х
0264		Х	0274		Х
0265		Х	0275		Х
0266		Х	0276		Х
0267		Х	0277		Х
0268		Х	0278		Х
0269		Х	0279		Х
026A		Х	027A		Х
026B		Х	027B		Х
026C		Х	027C		Х
026D		Х	027D		Х
026E		Х	027E		Х
026F		Х	027F		Х

Interrupt Vectors

Vector Address	Item	Priority	Properties	Memo
4000H, 4001H	BRK	2	Int.	Software BRK interrupt vector (internal used)
4002H, 4003H	RESET	1	Ext.	Initial reset
4004H, 4005H	NMI	2	Int./Ext.	Non-maskable interrupt vector
4006H, 4007H	DIV0x	3	Int.	Selectable divider 0 carry out interrupt
4008H, 4009H	KEY	3	Int.	Key strobe interrupt
400AH, 400BH	P0	4	Ext.	Port P0 interrupt vector
400CH, 400DH	TM1	5	Int.	Timer 1 overflow interrupt
400EH, 400FH	TM2	6	Int.	Timer 2 overflow interrupt
4010H, 4011H	DIV1x	7	Int.	Selectable divider 1 carry out interrupt

There are five kinds of interrupt sources are provided in MLC510B. The flag IRQ_EN and IRQ_ST are used to control the interrupts. When flag IRQ_ST is set to '1' by hardware and the corresponding bits of flag IRQ_EN has been set by software, an interrupt is generated. When an interrupt occurs, all of the interrupts are inhibited until the CLI or STA IRQ_EN, #I instruction is invoked. Executing the SEI instruction can also disable the interrupts.



Interrupt Registers

IRQ enable flag

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R	W
00C2H	IRQ_EN	-	-	DIV1x	TM2	TM1	P0	KEY	-	-	

Program can enable or disable the ability of triggering IRQ through this register.

0: Disable (default "0" at initialization)

1: Enable

KEY: Key strobe occurs at COM scan mode

P0: Falling or Rising edge occurs at port 0.0 or P0.4 input

TM1, TM2: Timer 1 / Timer 2 underflow

DIV1x: Divider 1 selected interrupt frequency occurred

IRQ status flag (same address with IRQ_EN)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R	W
00C2H	IRQ_ST	-	-	DIV1x	TM2	TM1	P0	KEY	-		-

When IRQ occurs, program can read this register to know which source triggering IRQ. The hardware would not clear the bits of IRQ_ST register automatically. If the interrupt triggering is enabled and the interrupt event is accepted, the correspond IRQ status flag should be cleared by firmware writing '1' to the corresponding bit of IRQ_CLR register.

The controlling mechanism of DIV1x interrupt is slightly different from the other interrupt sources. The DIV1x interrupt status is the OR-gated output of DIV1_IST bits. When the DIV1x interrupt occurs, program must clear the DIV1x bit of IRQ_ST register and all DIV1_IST bits to enable the next DIV1x interrupt event. For the detailed description of DIV1_IST register, please refer to the **DIV1 interrupt selector** section.

IRQ clear flag

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R	W
00C3H	IRQ_CLR	-	-	DIV1x	TM2	TM1	P0	KEY	-	-	

Program can clear the interrupt event in the IRQ_ST register by writing '1' into the corresponding bit of the IRQ_CLR.

System Control Registers

System clock selector

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R	W
00CEH	SCK_SEL	CKS7	-	-	-	-	-	-	CKS0	-	

CKS0: FCPU clock source select. 0:FX32, 1: FOSC

CKS7: select the input clock source of divider 1. 0: FX32, 1: FOSC

DIV1 interrupt selector (The frequency of DIV1_H clock source is FDIV1_IN/256)


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R	W
00CFH	DIV1_H	Fdiv1_in /65536	Fdiv1_in /32768	Fdiv1_iN /16384	Fdiv1_iN /8192	Fdiv1_in /4096	Fdiv1_in /2048	Fdiv1_iN /1024	Fdiv1_in /512	\checkmark	-

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R	W
-	-	Fdiv1_in /65536	-	-	Fdiv1_in /8192	-	-	F _{DIV1_IN} /1024	Fdiv1_in /4	-	-
00CDH	DIV1_IEN	IEN7	-	-	IEN4	-	-	IEN1	IEN0	-	\checkmark
00CDH	DIV1_IST	IST7	-	-	IST 4	-	-	IST 1	IST0		-
00CCH	DIV1_ICLR	CLI7	-	-	CLI 4	-	-	CLI 1	CLI0	-	

Program can enable or disable the ability of triggering DIV1x interrupt through DIV1_IEN register, and read the DIV1_IST to know which source trigging the DIV1x interrupt. The DIV1_L/H and DIV1_IST can be reset to 00H by POR, reset and waken from STOP mode. Program can clear the DIV1 interrupt event by writing '1' into the corresponding bit of DIV1_ICLR. The clock source of DIV1 can be selected by setting the bit 7 of SCK_SEL register.

Please note that the bits of DIV1_IST register are independent. When DIV1_EN register enable, there is only one individual trigging source to be set. User can read the DIV1_IST know which source trigging the DIV1x interrupt, program must clear the CLIx bit of DIV1_ICLR register to enable the next DIV1x interrupt event.

DIV1_IST	DIV1 interrupt occurs status
IST 0 = 1	FDIV1_IN/4
IST 1 = 1	FDIV1_IN / 1024
IST 4 = 1	FDIV1_IN / 8192
IST 7 = 1	FDIV1_IN / 65536
DIV1_IEN	Selected DIV1 interrupt enable source
DIV1_IEN IEN 0 = 1	Selected DIV1 interrupt enable source FDIV1_IN / 4
	•
IEN 0 = 1	FDIV1_IN / 4
IEN 0 = 1 IEN 1 = 1	FDIV1_IN / 4 FDIV1_IN / 1024



Power saving control

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R	W
0200H	PWR_CR	-	-	-	-	-	CKC1	CKC0	HALT	-	

CKC1	CKC0	System clock control
0	0	FOSC enable, FX32 enable (Dual mode)
0	1	FOSC enable, FX32 disable (Single mode)
1	0	FOSC disable, FX32 enable (Slow mode)
1	1	FOSC disable, FX32 disable (Stop mode)

Note: PWR_CR.CKC0 is inhibited when single clock mode is selected by code option.

HALT: FCPU off-line control bit. 1: FCPU off-line, 0: FCPU on-line

Program can switch the normal operation mode to the power-saving mode for saving power consumption through this register. There are three power saving modes in this system.

Slow mode: (PWR_CR.CKC1 = 1, PWR_CR.CKC0 = 0)

The main uC clock (FOSC) stops oscillating. Only very low power is needed for uC to keep running.

Stop mode: (PWR_CR.CKC1 = 1, PWR_CR.CKC0 = 1)

Both system clocks stop oscillating. The uC can be awakened from stop mode by 3-ways: port 0 interrupt (IRQ_EN.2=1 and IRQ_ST.2=1), hardware reset, or power-on reset. When the stop mode is released, only the oscillator, which is providing the uC clock, will be enabled again.

For the applications using KEY-STROBE function, the P0.0 and/or P0.4 is set to KEY-STROBE function instead of normal I/O port. Therefore, the IC cannot be waken up by the port 0. Please follow the procedures below to solve this problem:

- 1. Before entering STOP mode, set port 0.0 and/or port 0.4 to normal port function.
- 2. Enable P0 interrupt by setting IRQ_EN [2]
- 3. Disable LCD function.
- 4. Enter STOP mode. Thereby, the IC can be waken up by the status change of P0.0 or P0.4.
- 5. After the STOP mode is released, enable LCD function again.
- 6. Disable P0 interrupt by clearing IRQ_EN [2]
- 7. Set P0.0 and/or P0.4 to KEY-STROBE function again.

Halt mode: (PWR_CR.HALT = 1)

The FCPU clock in off-line status. The oscillator(s) still oscillating if the PWR_CR.CKC1, PWR_CR.CKC0 keep low. The uC can be awakened from halt mode by 3-ways: the interrupt events which RLH_EN bits are set, hardware reset, or power-on reset.

Release halt mode enables flag

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R	W
0202H	RLH_EN	-	-	DIV1x	TM2	TM1	P0	KEY	-	I	

The register that controls the sources, shown as above table, could release the MLC510B from halt mode. Program can read the IRQ_ST register to know which source release halt mode, and clear the halt release event by writing '1' into the corresponding bit of IRQ_CLR register.


Watchdog Timer (WDT)

Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 R 00DEH WDT CTL RSTS CLR $$	0		,									
00DEH WDT CTL BSTS CLB 🗸	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R	W
	00DEH	WDT_CTL	RSTS	-	-	-	-	-	-	CLR		

RSTS: WDT reset status, set by hardware when WDT overflows, clear by hardware reset or set WDT_CTL.0 to one to clear this bit (this bit is read only)

CLR: RSTS clear control bit, program can clear RSTS by program "1" into this bit (this bit is write only)

The watchdog timer (WDT) is composed of a 6-bit counter. It is designed to prevent the program from unknown errors. The WDT is enabled by code option. If the WDT overflows, the WDT reset function will be performed, and the uC would execute the program from the reset address. The watchdog-timer-control register (WDT_CTL) controls the WDT reset function. When the WDT overflows, RSTS bit (WDT_CTL.7) would be set by hardware. The RSTS bit would be cleared when firmware writes "1" to the bit 0 of WDT_CTL register or hardware reset occurs. The WDT overflow event would cause a 'hot reset' process. The behavior of the 'hot reset' is same as that of hardware reset except that the WDT_CTL.7 would be set to 1. Writing "1" to the bit 0 of WDT_CTL register could reset the contents of the WDT. In normal operation, the application program must reset WDT before it overflows.



The organization of the watchdog timer is shown as below.

Timers/Counters

Timer1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R	W
00C8H	TM1	T7	T6	T5	T4	T3	T2	T1	T0		
00CAH	TM1_CTL	STC	RL/S	TKES	-	-	-	TKI1	TKI0	-	

STC: Start/Stop counting. 1: start and pre-load the value to counter, 0: stop timer clock

RL/S: Auto-reload disable/enable. 1: disable auto-reload, 0: enable auto-reload

TKES: Event clock-in trigger edge selector; 0: rising edge, 1: falling edge

TKI1	TKI0	Selected TM1 input frequency
0	0	FMOSC
0	1	RFIN
1	0	FX32
1	1	P0.4

Timer 1 is an 8-bit down-count counter. The counter underflow frequency of timer 1 can be calculated with the equation:

$$FTM1_UV = FTM1 / (TM1+1)$$


For example: (if FTM1 = 2.048MHz)


TM1	Frequency
00H	Invalid
01H	1.024MHz
02H	683KHz
FFH	8KHz

The timer 1 also can be used as tone generator. It generates specific frequency of tone with square wave, but the frequency of specific tone is half of the overflow frequency. The example frequency table is shown as below:

TM1	Clock Source	Tone frequency	Relative scale of tone
 7CH	32768	131.072	C3 (130.81)
75H	32768	138.847	C#3 (138.59)
6FH	32768	146.28	D3 (146.83)
 20H 1EH	32768 32768	496.484 528.516	 B4 (493.88) C5 (523.25)

Set TM1_CTL to be 82H (enable counting and auto reload, source clock = Fx32)






Timer2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R	W
00E8H	TM2	T7	T6	T5	T4	T3	T2	T1	Т0		\checkmark
00EAH	TM2_CTL	STC	RL/S	TKES	-	-	-	TKI1	TKI0	-	\checkmark

STC: Start/Stop counting. 1: start and pre-load the value to counter, 0: stop timer clock RL/S: Auto-reload disable/enable. 1: disable auto-reload, 0: enable auto-reload TKES: Event clock-in trigger edge selector; 0: rising edge, 1: falling edge

TKI1	TKI0	Selected TM2 input frequency
0	0	FMOSC
0	1	TM1
1	0	FX32
1	1	P0.5





I/O Ports

Port 0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R	W
00D8H	P0	-	-	P05	P04	P03	P02	P01	P00		\checkmark
0240H	P0_DIR	-	-	DR0	DR0	DR0	DR0	DR0	DR0		
				5	4	3	2	1	0		
0241H	P0_CFG	CF07	CF06	CF05	CF04	CF03	CF02	CF01	CF00		

Port 0 is a 6-bit I/O port; each pin can be programmed as input or output individually. When port0.n is configured as an output pin, the port0.n pin would output the logic content of P0.n. However, reading from the output pins would always read logic '1'. When the port0.n is configured as an input pin, reading P0.n would read the logic value from pad.

P0.4 and P0.5 could be the input clock sources of timer 1 and timer 2 respectively.

P0_DIR (Port 0 Direction)

P0_DIR.n = 0: P0.n is configured as an input pin. (Default)

1: P0.n is configured as an output pin.

P0_CFG (Port 0 pull-high/CMOS/NMOS/strobe setting)

P0_CFG.0: P0.0 ~ P0.3 Pull-high control, 0: disable, 1: enable

P0_CFG.1: P0.0 ~ P0.3 CMOS/NMOS selector, 0: CMOS, 1: NMOS

P0_CFG.2: P0.0 ~ P0.3 Pull-high resistor value control, 0: strong (50K Ohm), 1: weak (250K Ohm)

P0_CFG.3: P0.0 ~ P0.3 Key strobe function control, 0: disable, 1: enable

P0_CFG.4: P0.4 ~ P0.7 Pull-high control, 0: disable, 1: enable

P0_CFG.5: P0.4 ~ P0.7 CMOS/NMOS selector, 0: CMOS, 1: NMOS


P0_CFG.6: P0.4 ~ P0.7 Pull-high resistor value control, 0: strong (50K Ohm), 1: weak (250K Ohm)

P0_CFG.7: P0.4 ~ P0.7 Key strobe function control, 0: disable, 1: enable

At initial reset, all ports of P0 are in input mode. Each pin of port P0 can be specified as input or output mode independently by the P0DIR registers. When P0 is used as output port, CMOS or NMOS open drain output type can be selected by the P0_CFG register. Port P0 has the internal pull-high resistors that can be enabled/disabled by specifying the P0_CFG.0 respectively. The pull-high resistor would be disabled automatically if the port is specified as output mode. When P0.0 or P0.4 are used as input mode and the RLH_EN, and IRQ_EN corresponding to the P0 port are set, a signal change at the P0.0 or P0.4 will execute the hold mode release or interrupt subroutine. Both the raising or falling signal of P0.0/P0.4 will set the port P0 event. The Schmitt trigger circuit is added in the input port part of all I/O pins.

Please set port 0 as output high before set it as input mode, if the internal pull-high effect needs to be speeded up. If the I/O ports are not used in your application, please set them as input with pull-high or output mode to avoid unnecessary power consumption.

When the internal pull-high register is enabled and the P0_CFG.3 is 0, the P0.0 ~ P0.3 is always pulled high. When a internal pull-high register is enabled, b. the P0_CFG.3 is 1 and c. LCD function is enabled, the P0.0 ~ P0.3 is pulled high only for the last 30 microseconds of the low-active period of each LCD COM.



Key Strobe function

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R	W
0252H	STB_CTL	-	-	-	-	-	-	STB_ CLR	SEG_ MASK	-	\checkmark
0253H	STB_COM	-	-	-	-	-	SC2	SC1	SC0		-
0254H	P01_LTH	P11	P10	P05	P04	P03	P02	P01	P00		-


STB_CTL (Key strobe control)

STB_CLR: setting this bit would enable STB_COM and P01_LTH update process

SEG_MASK = 0: LCD output the content of LCD RAM.

1: LCD output data '0's

When P0CFG.3 (or P0CFG.7 and P1CFG.3) is set to 1 and LCD function is turned on, the key strobe function is enabled. When a P0.n (or P1.n) pin which key strobe function is enabled senses logic low, the corresponding bit of P01_LTH would be **set**, and the current COM number, 0 ~ 4 (or 0 ~ 3), would be latched to register STB_COM. The content of P01_LTH and STB_COM would not be updated until the STB_CLR bit of STB_CTL register is set. Program could judge which key of the key-matrix being pressed by decoding the STB_COM and P01_LTH registers. Note that when the STB_CLR is set, the content of P01_LTH will be cleared to 00H.



Port 1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R	W
00D9H	P1	-	-	-	-	-	-	P11	P10		
0244H	P1_DIR	-	-	-	-	-	-	DR11	DR10		
0245H	P1_CFG	-	-	-	-	CF13	CF12	CF11	CF10		

Port 1 is a 2-bit I/O port; each pin can be programmed as input or output individually. When port1.n is configured as an output pin, the port1.n pin would output the logic content of P1.n. However, reading from the output pins would always read logic '1'. Whether the port1.n is configured as an input, reading P1.n would always read the logic value from pad.

Port 1 has multiple functions. P1.0 / P1.1 could be timer 1 / timer 2 IR carrier output pins.

P1_DIR (Port 1 Direction)

P1_DIR.n = 0: P1.n is configured as an input pin. (Default)

1: P1.n is configured as an output pin.

P1_CFG (Port 1 pull-high/CMOS/NMOS/strobe setting)

P1_CFG.0: P1.0 ~ P1.1 Pull-high control, 0: disable, 1: enable

P1_CFG.1: P1.0 ~ P1.1 CMOS/NMOS selector, 0: CMOS, 1: NMOS

P1_CFG.2: P1.0 ~ P1.1 Pull-high resistor value control, 0: strong (50K Ohm) 1weak (250K Ohm)

P1_CFG.3: P1.0 ~ P1.1 Key strobe function control, 0: disable, 1: enable

When a pin is configured as an output pin, the setting of P1_CFG.0 is ignored and the corresponding pull-high resistor is disabled.

Only P1.0 and P1.1 support key strobe function. When internal pull-high register is enabled and the P1_CFG.3 is 0, the P1.0 ~ P1.1 is always pulled high. When internal pull-high register is enabled and the P1_CFG.3 is 1, P1.0 ~ P1.1 is pulled high only for the last 30 microseconds of the low-active period of each LCD COM. For more details, please refer to the port0 key strobe function.

Port 1 multi-function selector

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R	W
00D5H	P1_MFR	-	-	-	-	-	-	PS1	PS0	-	

The port 1 can be programmed to special function via P1_MFR register.

PS0 = 0: P1.0 is a normal I/O

1: P1.0 is TM1 carrier output

PS1 = 0: P1.1 is a normal I/O

1: P1.1 is TM2 carrier output

Port 2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R	W
00DAH	P2	-	-	-	-	-	-	P21	P20		\checkmark
0248H	P2_DIR	-	-	-	-	-	-	DR21	DR20		\checkmark
0249H	P2_CFG	-	-	-	-	CF23	CF22	CF21	CF20		\checkmark

Port 2 is a 2-bit I/O port; each pin can be programmed as input or output individually. When port2.n is configured as an output pin, the port2.n pin would output the logic content of P2.n. However, reading from the output pins would always read logic '1'. When the port2.n is configured as an input pin, reading P2.n would always read the logic value from pad. P2.1 is a 3K Ohm pull low resistor during power-on reset.

P2_DIR (Port 2 Direction)

P2_DIR.n = 0: P2.n is configured as an input pin. (Default)

1: P2.n is configured as an output pin.

P2_CFG (Port 2 pull-high/CMOS/NMOS setting)

P2_CFG.0: P2.0 Pull-high (50K Ohm) control, 0: disable, 1: enable

P2_CFG.1: P2.1 Pull-high (50K Ohm) control, 0: disable, 1: enable

P2_CFG.2: P2.0 CMOS/NMOS selector, 0: CMOS, 1: NMOS

P2_CFG.3: P2.1 CMOS/NMOS selector, 0: CMOS, 1: NMOS

Port 3

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R	W
00DBH	P3	P37	P36	P35	P34	P33	P32	P31	P30		
024CH	P3_DIR	-	-	-	-	-	-	DR31	DR30		

Port 3 is an 8-bit I/O port. It share the pins with LCD SEG [24:31]. The pins can be programmed as input or output by nibble. When port3.n is configured as an output pin, the port3.n pin would be a CMOS type output pin and outputs the logic content of P3.n. However, reading from the output pins would always read logic '0'. Whether the port3.n is configured as an input pin, it would be a floating input pin, and reading P3.n would always read the logic value from pad.

P3_DIR (Port 3 Direction)

P3_DIR.0 = 0: P3 [0: 3] is configured as a floating input pin. (Default, Only floating)

1: P3 [0: 3] is configured as a CMOS open drain output pin (Only CMOS).

P3_DIR.1 = 0: P3 [4: 7] is configured as a floating input pin. (Default, only floating)

1: P3 [4: 7] is configured as a CMOS open drain output pin (only CMOS).

note: AVDD must connect to VDD, and AVSS must connect to VSS for use this function as normal I/O

Port 3 multi-function selector

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R	W
00D7H	P3_MFR	-	-	-	-	-	-	PS1	PS0	I	\checkmark

The port 3 can be programmed to special function via P3_MFR register.

PS0: 0: P3 [0:3] are disabled, the pins are used as LCD SEG [31:28] (default);

1: P3 [0:3] are enabled

PS1: 0: P3 [4:7] are disabled, the pins are used as LCD SEG [27:24] (default);

1: P3 [4:7] are enabled

LCD Controller/Driver

The MLC510B can directly drive an LCD with 32 segment output pins and 4 or 5 common output pins for a total of 32×4 or 32×5 dots. LCD control register can be used to select LCD display configuration. LCD driving mode is 1/3 bias 1/4 duty or 1/5 duty and frame frequency is about 81.38Hz (or 65.10Hz at 1/5 duty). When CPU access the LCD RAM area, the access path of the LCD RAM will be transferred from LCD driver to CPU automatically.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	R	W
0250H	LCD_CR	LIT	DT_S	CKS1	CKS0	DI3	DI2	DI1	DI0		

LIT: LCD on/off control bit. 0: off (default), 1: on

DT_S: LCD common number selector. 0: 5 (default), 1:4

DI3~DI0: LCD driving current select. The recommended value is 0111B.

LCD scan rate, FCOM, is derived from the clock source of Divider 1. The relation between the CKS1, CKS0, FCOM and FDIV1_IN is shown in the following table.

CKS1	CKS0	Selected FCOM frequency
0	0	FDIV1_IN / 96
0	1	FDIV1_IN / 6144
1	0	FDIV1_IN / 12288
1	1	FDIV1_IN / 24576

The LCD frame rate can be calculated with the equation:

FFRAME = FCOM / (COM No.)


Typical selection combination for 1/4 duty and 1/5 duty are shown below:

COM No.	FDIV1_I N	Selected FCOM frequency	FFRAME
4	6M	FDIV1_IN / 24576	61.04
4	4M	FDIV1_IN / 12288	81.38
4	2M	FDIV1_IN / 6144	81.38
4	32K	FDIV1_IN / 96	85.33
5	6M	FDIV1_IN / 12288	97.66
5	4M	FDIV1_IN / 12288	65.10
5	2M	FDIV1_IN / 6144	65.10
5	32K	FDIV1_IN / 96	68.27


There are 20 LCD data RAM in MLC510B. When the bit value of LCD data RAM is "1", the LCD is turned on. When the bit value of LCD data RAM is "0", the LCD is turned off. The contents of the LCD data RAM are sent out through the segment 0 to segment 31 pins by a direct memory access. The relationship between the LCD data RAM and segment/common pins is shown below.

LCD Data	Common	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RAM									
1000H	COM 0	0/1 (07)	0/1 (06)	0/1 (05)	0/1 (04)	0/1 (03)	0/1 (02)	0/1 (01)	0/1 (00)
1001H		0/1 (0F)	0/1 (0E)	0/1 (0D)	0/1 (0C)	0/1 (0B)	0/1 (0A)	0/1 (09)	0/1 (08)
1002H		0/1 (17)	0/1 (16)	0/1 (15)	0/1 (14)	0/1 (13)	0/1 (12)	0/1 (11)	0/1 (10)
1003H		0/1 (1F)	0/1 (1E)	0/1 (1D)	0/1 (1C)	0/1 (1B)	0/1 (1A)	0/1 (19)	0/1 (18)
1004H	COM 1	0/1 (07)	0/1 (06)	0/1 (05)	0/1 (04)	0/1 (03)	0/1 (02)	0/1 (01)	0/1 (00)
1005H		0/1 (0F)	0/1 (0E)	0/1 (0D)	0/1 (0C)	0/1 (0B)	0/1 (0A)	0/1 (09)	0/1 (08)
1006H		0/1 (17)	0/1 (16)	0/1 (15)	0/1 (14)	0/1 (13)	0/1 (12)	0/1 (11)	0/1 (10)
1007H		0/1 (1F)	0/1 (1E)	0/1 (1D)	0/1 (1C)	0/1 (1B)	0/1 (1A)	0/1 (19)	0/1 (18)
1008H	COM 2	0/1 (07)	0/1 (06)	0/1 (05)	0/1 (04)	0/1 (03)	0/1 (02)	0/1 (01)	0/1 (00)
1009H		0/1 (0F)	0/1 (0E)	0/1 (0D)	0/1 (0C)	0/1 (0B)	0/1 (0A)	0/1 (09)	0/1 (08)
100AH		0/1 (17)	0/1 (16)	0/1 (15)	0/1 (14)	0/1 (13)	0/1 (12)	0/1 (11)	0/1 (10)
100BH		0/1 (1F)	0/1 (1E)	0/1 (1D)	0/1 (1C)	0/1 (1B)	0/1 (1A)	0/1 (19)	0/1 (18)
100CH	COM 3	0/1 (07)	0/1 (06)	0/1 (05)	0/1 (04)	0/1 (03)	0/1 (02)	0/1 (01)	0/1 (00)
100DH		0/1 (0F)	0/1 (0E)	0/1 (0D)	0/1 (0C)	0/1 (0B)	0/1 (0A)	0/1 (09)	0/1 (08)
100EH		0/1 (17)	0/1 (16)	0/1 (15)	0/1 (14)	0/1 (13)	0/1 (12)	0/1 (11)	0/1 (10)
100FH		0/1 (1F)	0/1 (1E)	0/1 (1D)	0/1 (1C)	0/1 (1B)	0/1 (1A)	0/1 (19)	0/1 (18)
1010H	COM 4	0/1 (07)	0/1 (06)	0/1 (05)	0/1 (04)	0/1 (03)	0/1 (02)	0/1 (01)	0/1 (00)
1011H		0/1 (0F)	0/1 (0E)	0/1 (0D)	0/1 (0C)	0/1 (0B)	0/1 (0A)	0/1 (09)	0/1 (08)
1012H		0/1 (17)	0/1 (16)	0/1 (15)	0/1 (14)	0/1 (13)	0/1 (12)	0/1 (11)	0/1 (10)
1013H		0/1 (1F)	0/1 (1E)	0/1 (1D)	0/1 (1C)	0/1 (1B)	0/1 (1A)	0/1 (19)	0/1 (18)

1/5 duty 1/3 bias



1/4 duty 1/3 bias




note: In this mode, the signal of COM4 is same as the 'FRAME' signal shown below.

Programming Notice

The status after different reset condition is listed below:


	Power on reset	CPU /RST pin reset
SRAM Data	Unknown	Unchanged
CPU Register	Unknown	Unknown
Special Function Register	Default value	Default value

Application Circuit



PS: * block is option for driving larger LCD panel

Pad Assignment



Note: AVDD must connect to VDD, and AVSS must connect to VSS

Absolute Maximum Rating

PARAMETER	RATING	UNIT
Supply Voltage to Ground Potential	-0.3 to +7	V
Applied Input / Output Voltage	-0.3 to VDD +0.3	V
Ambient Operating Temperature	0 to +70	°C
Storage Temperature	-50 to +125	۵°
ESD Protection(HBM)	-2 to +2	KV

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

DC Characteristics

(VDD-VSS = 3.0 V, FOSC = 4MHz, Ta = 25° C; unless otherwise specified)

PARAMETER	SYM.	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Op. Voltage	VDD	-	1.8	-	3.6	V
Op. Current 1	IOP1	Fast mode, No load	-	1.8	5.6	mA
		Fcpu=4Mhz, LCD on				
Op. Current 2	IOP2	Slow mode, No load	-	20	30	μA
		Fcpu=32768Hz, LCD on				
Standby Current	ISTB1	Stop mode, No load,	-	1	3	μA
		LCD off				
	ISTB2	Halt mode, No load, LCD on, Fcpu=32768Hz,	-	10	20	μA
		DIV1x INT on				
Input High Voltage	VIH	-	0.8 VDD	-	VDD	V
Input Low Voltage	VIL	-	0	-	0.4	V
Port 0, 1, 2, 3 drive current	IOH0	VOH = 2.4V, VDD = 3.0V	-	1.8	-	mA
Port 0, 1, 2 sink current	IOL0	VOL = 0.4V, VDD = 3.0V	-	3.0	-	mA
Port 3 sink current	IOL1	VOL = 0.4V, VDD = 3.0V	-	1.5	-	mA
SEG0 ~ SEG31 drive current	IOH1	VOH = 2.4V, VLCD = 3.0V	0.3	-	-	μA
SEG0 ~ SEG31 sink current	IOL1	VOL = 0.4V, VLCD = 0.0V	0.4	-	-	μA
Internal Pull-high Resistor (strong)	RPH1	VIL = 0V	-	50K	-	Ω
Internal Pull-high Resistor (weak)	RPH2	VIL = 0V	-	250K	-	Ω

AC Characteristics

(Ta = 25° C; unless otherwise specified)

PARAMETER	SYM.	CONDITIONS	MIN.	TYP.	MAX.	UNIT
CPU Op. Frequency	FCPU	R, VDD = 3.0V	-	2	6	MHz
Frequency Deviation by Voltage Drop for RC Oscillator	<u>∆f</u> f	<u>f(3.6V) - f(3.0V)</u> f(3.0V)	-	7	10	%
POR duration	TPOR	FOSC = 32768	-	600	1000	mS

Vision History

VERSION	DATE	PAGE	DESCRIPTION
A1	Aug. 2007		Initial issue
A2	Dec. 2008		Formatting