

Figure 1

# Intelligent relay driver for automotive applications ROM version for series production

#### 1. Features

### **CPU** and Interrupts

- WORD- (16 Bit), BYTE- (8 Bit), and BIT- (1Bit) Operations possible
- 11 different user interrupt sources (including RESET)

#### **Memories**

- 8k\*8 user ROM
- 256\*8 RAM
- 128\*16 EEPROM

#### **Periphery**

- 1 On-Chip-Timer
- 1 Timer-Capture-Register (16 bits)
- 2 Timer-Compare-Register (16 bits)
- Window watch dog (5ms/10ms)
- 1 PWM output 20.8 kHz, 7-Bit+1 (duty cycle from 0 to 100%)
- 1 A/D converter (8 bits, 16µs) internal and external reference possible
- 8 ADC-channels analogue multiplexer
- On-Chip-Temperature-Sensor
- · 2 Relay driver outputs, integrated free wheel function
- 2 voltage outputs for driving external circuitry
- 8 bi-directional ports with different possible thresholds, 5V output function
- · 2 Interrupt inputs for timer capture

#### Additional features

- On-Chip-8 MHz-Oscillator (No external components)
- 4V to 26V voltage range, 80V load dump protected,
- typical 150 μA sleep mode current
- Small SO20 package

#### **Development tools**

- Development Environment available with the 10108xy:
  - Assembler, Linker, Object-File-Generator, HEX-File Generator, C-Compiler
  - ROM-Emulator, In-Circuit-Emulator
  - PLCC68 for external ROM-Possibility, ROM-Emulation and In-Circuit-Emulation
  - SO24 as OTP for SW development and SW evaluation
  - MLX-Programmer for OTPs


The 16201-Jxx is a multiple purpose intelligent relay driver ASIC designed for automotive applications. It uses the RX16000-16 Bit parallel µC of Melexis.

A lot of integrated analogue and digital features allow to design different automotive applications using only a few external components.

10 different interrupts allow to act on real time events, 4 interrupts are accessible via the pins.

The circuit is load dump protected for a 80V load dump pulse.

Due to License agreements with Melexis customers, the 16201Jxx is not free to use in electronic window lifter applications.





# Intelligent relay driver for automotive applications ROM version for series production

### 2. Table of contents

	$\sim$ 11
1Features	
2Table of contents	
3	3/
4. Device coding encryption	
5. Mechanical data	4
5. Mechanical data 6. Pinout: SQ20 package	6
7. Absolute maximum ratings	7
7. Absolute maximum ratings	8
9. Eeprom characteristics	12
10. Quality and Reliability targets	12
11CPU-core description	12
8. Electrical characteristics 9. Eeprom characteristics 10. Quality and Reliability targets 11. CPU-core description 12. Description of Periphery 12.1 Memory mapping 12.2 ROM	13
12.1 Memory mapping	13
12.2 ROM	14
12.2.1	14
12.2.2	14
12.3Portsmap description	
12.4Periphery access, Timing	18
12.5Description of important peripheral blocks	20
12.5.1. Eeprom interface	20
12.5.2Window Watch dog	20
12.5.3	
12.5.4The configuration possibilities of the Key-Thresholds and the Key-Interrupt	
13	22
13.1Reset of the periphery	22
13.2Load dump protection	
13.3Trimming	22
13.4 Short circuit protection on application pins	24
14. Debugging facilities	
15. History record	25



Intelligent relay driver for automotive applications ROM version for series production

### 3. Typical Application

Figure 2 shows a typical application.

Figure 2

KEY2

KEY3

KEY4

KEY5

AD1

TC2

KEY7

TC1

KEY6

TST

PS1

HALL

HALL

SUPL

## 4. Device coding encryption

The coding of the device is encrypted in the following way:

### 16202.Jxx

with:


16201: Chip name

J: Hardware version, Melexis counts this letter up, in case of a major change in the chip design xx: Internal SW- (ROM-) version, encryption is linked to a given application and to a given customer




# Intelligent relay driver for automotive applications ROM version for series production

### 5. Mechanical data









# Intelligent relay driver for automotive applications ROM version for series production

## 6. Pinout: SO20 package

	1	
Pin	Name	Function
Pin 1	VDD5	<ul> <li>Supply voltage pin</li> <li>Connected to 3V-Reset (WBB)</li> <li>Connected to Power On Reset (CBB)</li> </ul>
		Connected to Load Dump Interrupt
Pin 2	PS2	<ul> <li>5V-supply output for external components, together with software short circuit protected</li> <li>ADC-input with 6V-range for diagnosis</li> <li>External ADC-reference input</li> <li>Digital input</li> </ul>
Pin 3	KEY0	<ul> <li>Bi-directional port pin</li> <li>Input function with different thresholds, debounced and undebounced available</li> <li>Push pull output with 5V</li> <li>Connected to key interrupt</li> </ul>
Pin 4	KEY1	<ul> <li>Bi-directional port pin</li> <li>Input function with different thresholds, debounced and undebounced available</li> <li>Push pull output with 5V</li> <li>Connected to key interrupt</li> </ul>
Pin 5	KEY2	<ul> <li>Bi-directional port pin</li> <li>Input function with different thresholds, debounced and undebounced available</li> <li>Push pull output with 5V</li> <li>Connected to key interrupt</li> </ul>
Pin 6	KEY3	<ul> <li>Bi-directional port pin</li> <li>Input function with different thresholds, debounced and not debounced available</li> <li>Push pull output with 5V</li> <li>Connected to key interrupt</li> </ul>
Pin 7	KEY4	<ul> <li>Bi-directional port pin</li> <li>Input function with different thresholds, debounced and not debounced available</li> <li>Push pull output with 5V</li> <li>Connected to key interrupt</li> </ul>
Pin 8	KEY5	<ul> <li>Bi-directional port pin</li> <li>Input function with different thresholds, debounced and not debounced available</li> <li>Push pull output with 5V</li> <li>Connected to key interrupt</li> </ul>
Pin 9	AD1	<ul> <li>ADC-input with 22V range</li> <li>Reference for all ratio-metric threshold levels of the KEY-inputs</li> <li>Digital input</li> <li>Connected to 7V-Interrupt</li> </ul>
Pin 10	AD2	<ul><li>ADC-input with 6V range</li><li>Digital input</li></ul>
Pin 11	PS1	<ul> <li>Supply output for external components, follows VDD5 but max. 23V, short circuit protected</li> <li>ADC-input with 22V range for diagnosis</li> <li>Digital input</li> </ul>
Pin 12	TST	Test pin, internally pulled down
Pin 13	KEY6	<ul> <li>Bi-directional port pin</li> <li>Input function with different thresholds, debounced and undebounced available</li> </ul>



# Intelligent relay driver for automotive applications ROM version for series production

		Push pull output with 5V
		Connected to key interrupt
Pin 14	TC1	<ul><li>Digital input , internally pulled up to 5V</li><li>Capture interrupt</li></ul>
Pin 15	KEY7	<ul> <li>Bi-directional port pin</li> <li>Input function with different thresholds, debounced and undebounced available</li> <li>Open drain output</li> <li>Connected to key interrupt</li> </ul>
Pin 16	TC2	<ul> <li>Digital input, internally pulled up to 5V</li> <li>Capture interrupt</li> </ul>
Pin 17	PWM	PWM 5V push pull output     Digital input
Pin 18	PR1	<ul> <li>Open drain relay driver output with free wheel function, together with software short circuit protected</li> <li>ADC-input with 22V range for diagnosis</li> </ul>
Pin 19	VSS	Ground pin
Pin 20	PR2	<ul> <li>Open drain relay driver output with free wheel function, together with software short circuit protected</li> <li>ADC-input with 22V range for diagnosis</li> </ul>

## 7. Absolute maximum ratings

Parameter	Symbol	Condition	Min	Max	Unit
Power supply	VDD5	DC		26	V
		max. 0.5s		80	V
Maximum input current in any pin	lin		-10	10	mA
Maximum input voltage on any pin	Vin		-0.3	VDD5+0.3	V
Maximum input voltage on PS2,	Vinps2			12	V
in case external input voltage is used					
Maximum input voltage on PS1,	Vinps1			12	V
in case external input voltage is used					
Maximum input voltage on KEY[7:0],	Vinkey			22	V
in case they are <b>not</b> protected with external					
100k protection resistor					
Maximum input voltage on AD1, in case it is	Vinad1			22	V
<b>not</b> protected with external 50k protection					
resistor					
Maximum input voltage on pins TC[2:1]	Vintc			18	V
Thermal resistance SO20 (Junction to	Rtrj-a			86	K/W
Ambient)					
Maximum junction temperature	Tjunc			150	°C
Maximum junction temperature in case of	Tjunc/EE			140	°C
EEPROM WRITE					
Maximum power dissipation SO20	Ptot	at 85 °C		755	mW
Maximum storage temperature	Tstor		-55	155	°C
Maximum soldering temperature (t=10s),	Tsold			300	°C
the manufacturing requirements defined in the					
"General Specification for Semiconductor					
Devices" of Bosch are met					



# Intelligent relay driver for automotive applications ROM version for series production

### 8. Electrical characteristics

Following characteristics are valid over the full temperature range of  $T = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$  and a supply range of  $26\text{V} \ge \text{VDD5} > 5\text{V}$  unless otherwise noted.

With 5V ≥ VDD5 > v3vreset the controller works correctly, analogue parameters can not be guaranteed. RAM content is guaranteed till vpor < VDD5.

If several pins are charged with transients above VDD5 and below VSS, the summary of all substrate currents of

the influenced pins should not exceed 20mA for correct work of the device.

Parameter	Symbol Conditions			Limits		Units
			Min	Тур	Max	
		Global parameters	;			
Working current during	iddhvn	VDD5=80V, all		20	40	mA
80V load dump		pins are inputs				
Normal working current	iddn /	√DD5=13V, all	1.5	4	8	mA
		pins are inputs,				
		trimmed				
		PLL to 8MHz				
Sleep mode current	idds	VDD5=13V, all		150	200	μΑ
		pins are inputs,				
		trimmed main				
		oscillator to				
		125kHz, T=25°C				
Sleep mode current	iddsht	VDD5=13V, all			300	μΑ
		pins are inputs,				
		trimmed main				
		oscillator to				
		125kHz				
	T .	Frequencies		<u> </u>		
Frequency of the trimmed	fmain	main oscillator is	118.75	125	131.25	kHz
main oscillator		trimmed		_		
Frequency of the PLL	fpll	main oscillator is	7.6	8	8.4	MHz
		trimmed				
Frequency of the PWM	fpwm	main oscillator is	19.76	20.8	21.84	kHz
		trimmed				
		DC related paramet			1	1
relative error of DAC	relerrdac		-1/2		+1/2	LSB
relative monotonic error of	monerrdac		0		0	LSB
DAC and ADC				_		
Accuracy of temperature	terr	sensor is	-10	0	+10	°C
measurement with		calibrated on edge				
internal sensor		temperatures			_	24 44 11
Accuracy of ADC	ad1err	V(AD1) max.	-7	0	7	% of full range
measurement on AD1		16.5V,				
(22V range)		ADC is trimmed on				
		AD1, ADC				
		correction factor at				
A	a da 00:	4001h is used	40		40	0/ -f f
Accuracy of ADC	adc22verr	V (channel) max.	-10	0	10	% of full range
measurements on PS1,		16.5V, ADC is				
PR1, PR2, SUPPLY		trimmed on PR1,				



(00) (	T	ADO	1	T		T
(22V range)		ADC correction factor at				
		4004h is used				
Accuracy of ADC	adc6verr	V (channel) max.	-10	0	10 <	% of full range
measurements on PS2,	aucoven	4.5V, ADC is	-10	U	10	70 Of full farige
AD2		trimmed on AD2,				
(6V range)		correction factor at			/	
· 3 /		4005h is used		(       > )	$\langle   \   \ \rangle$	>
Accuracy ratiometric	ad2raterr		-5	0/	5	% of fraction
measurement on AD2 in				· 1		between PS2
case external DAC			/    /  /	~		and AD2
reference on PS2 is used		D4 related research				
Input registance on AD1	rinad1	D1 related paramete		2	1	MO
Input resistance on AD1		VIDDE: 71	0.85	2	1.25	MΩ V
Digital input threshold level H => L	vipnomlad1	VDD5>7V	0.75	1		
Digital input threshold	vipnomhad1	VDD5>7V	3.75	4	4.25	V
level L => H		\(\mathbb{D} = \mathbb{D} \(\mathbb{C} \)				.,
Hysteresis	vhystnomad1	VDD5>7V	2.5	3	3.5	V
Lastrana summent in ADO		D2 related paramete	ers	T		
Leakage current in AD2	ileakad2	\/DD5_7\/	0.75	4	2	μΑ
Digital input threshold level H => L	vipnomlad2	VDD5>7V	0.75	1	1.25	V
Digital input threshold level L =>H	vipnomhad2	VDD5>7V	3.75	4	4.25	V
Hysteresis	vhystnomad2	VDD5>7V	2.5	3	3.5	V
•	Р	S2 related paramete	ers			
Voltage on PS2 in case of	vps2sh	PS2 loaded with			1	V
short circuit		100mA,				
(short circuit protection)		tmax=10ms				
Input resistance on PS2	rinps2		30	150	450	kΩ
Output voltage on PS2	vps2h	VDD5>7V, PS2 loaded with 5mA	3.2	5	5.5	V
Digital input threshold	vipnomlps2	VDD5>7V	0.75	1	1.25	V
level H => L		\/DD5_3\/	0.75	4	4.05	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Digital input threshold level L => H	vipnomhps2	VDD5>7V	3.75	4	4.25	V
Hysteresis	vhystnomps2	VDD5>7V	2.5	3	3.5	V
Maximum analogue input	viadcref				6	V
voltage for external ADC						
reference		C4 malatad manager				
Chart aircuit protection as		S1 related paramete			200	l m A
Short circuit protection on PS1	ips1prot		100		200	mA
Input resistance on PS1	rinps1		183	550	1650	kΩ
Maximum output voltage on PS1	vps1h	VDD5=26V	13		23	V
Maximum voltage drop on PS1 seen to VDD5	vdiffps1	13V>VDD5>5V PS1 loaded with 20mA			800	mV
		ZUIIIA				



Digital input threshold   vipnomhps1   VDD5>7V   3.75   4   4.25   V   vipnomhps1   VDD5>7V   2.5   3   3.5   V   vipnomhps1   VDD5>7V   2.5   3   3.5   V   vipnomhps1   VDD5>7V   VD	level H => L					1	
Public   Section   Process   Section   Process   Section   Section   Process   Section   Secti		vin n a na la na 4	\/DDE. 7\/	0.75	4	4.05	M
TST related parameters	level L => H	vipnomnps1	VUU5>/V	3.75	4	4.25	
Pull down resistance on TST	Hysteresis	vhystnomps1	VDD5>7V	2.5	3	3.5	V
TC[2:1] related parameters		Т	ST related parameter	ers			
Output voltage of TC[2:1]   vtc[2:1]   VDD5>7V   4.2   6   7   V   VDD5+10   VDD5+1	Pull down resistance on TST	rtst		0.5	1	2.5	kΩ >
Pull up current of TC[2:1]		TC	[2:1] related parame	eters			
TC[2:1] conhected to VSS	Output voltage of TC[2:1]	vtc[2:1]	VDD5>7V	4.2		7	V
	Pull up current of TC[2:1]	itc[2:1]	TC[2:1] connected	X.0	2.5	4.3	
Physteresis   Vhystriomtc[2:1]   VDD5>7V   2.5   3   3.5   V   V   V   V   V   V   V   V   V	Digital input threshold level H => L		VDD5>7V	0.75	1	1.25	V
PWM related parameters	Digital input threshold level L => H	vipnomhtc[2:1]		3.75	4	4.25	V
Leakage current in PWM   Iteakpwm   Iteak	Hysteresis				3	3.5	V
In case PWM is as input   Voltage on PWM in case of H   Voltage on PWM in case of H   Voltage on PWM in case of L   Voltage in case of			WM related paramet	ers			
PWM loaded with 5mA   SmA	Leakage current in PWM in case PWM is as input	ileakpwm				2	μΑ
PWM loaded with 5mA   SmA	Voltage on PWM in case of H output	vhpwm	PWM loaded with	4	5.0	6.5	V
	Voltage on PWM in case of L output	vlpwm	PWM loaded with			0.5	V
Nominal input threshold level H => L   Nominal input threshold level L => H   Nominal hysteresis   Vipodikey[7:0]   Vicodity   Vipodikey[7:0]   Vicodikey[7:0]   Vipodikey[7:0]   Vipodikey[7:	Digital input threshold level H => L	vipnomlpwm	VDD5>7V	0.75	1	1.25	V
Companies   Com	Digital input threshold level L => H	vipnomhpwm	VDD5>7V	3.75	4	4.25	V
Leakage current in case   KEY[7:0]   are inputs   Vhkey[6:0]   VDD5>7V,   EY[6:0] loaded with 1mA   Voltage in case of L output   Vlkey[7:0]   VDD5>7V,   KEY[6:0] loaded with 1mA   Voltage in case of L output   Vlkey[7:0]   VDD5>7V,   KEY[6:0] loaded with 1mA,   KEY7 loaded with 1mA,   KEY7 loaded with 20mA,   VDD5>7V   V	Hysteresis	vhystnompwm	VDD5>7V	2.5	3	3.5	V
KEY[7:0] are inputs         Voltage in case of Houtput         Vhkey[6:0]         VDD5>7V, KEY[6:0] loaded with 1mA         4         5.0         5.5         V           Voltage in case of Loutput         Vlkey[7:0]         VDD5>7V, KEY[6:0] loaded with 1mA, KEY7 loaded with 20mA, K		KEY	[7:0] related param	eters			
Nominal input threshold   vipnomlkey[7:0]   VDD5>7V   Several threshold level H => L   Nominal hysteresis   vhystnomkey[7:0]   VDD5>7V   2.5   3   3.5   V   Special threshold level H => L   vipndlkey[7:0]   V(AD1)   V	Leakage current in case KEY[7:0] are inputs	ileakkey[7:0]				2	μΑ
output $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Voltage in case of H output	vhkey[6:0]	KEY[6:0] loaded	4	5.0	5.5	V
Nominal input threshold vipnomhkey[7:0] VDD5>7V 3.75 4 4.25 V level L => H Vhystnomkey[7:0] VDD5>7V 2.5 3 3.5 V Special threshold level H => L in case of external pull down $V(AD1) = V(AD1) =$	Voltage in case of L output	vlkey[7:0]	KEY[6:0] loaded with 1mA, KEY7 loaded with			0.5	V
Nominal hysteresis	Nominal input threshold level H => L	vipnomlkey[7:0]	VDD5>7V	0.75	1	1.25	V
Nominal hysteresis vhystnomkey[7:0 VDD5>7V 2.5 3 3.5 V  Special threshold level H => L in case of external pull down V(AD1) V(AD1) V(AD1) V(AD1) V(AD1)	Nominal input threshold level L => H	vipnomhkey[7:0]	VDD5>7V	3.75	4	4.25	V
H => L in case of external	Nominal hysteresis	vhystnomkey[7:0	VDD5>7V	2.5	3	3.5	V
	Special threshold level H => L in case of external pull down	vippdlkey[7:0]	V(AD1)<18V				V
	Special threshold level	vippdhkey[7:0]	V(AD1)<18V	0.5*	0.66*	0.8*	V



L => H in case of external			V(AD1)	V(AD1)	V(AD1)	
pull down			V(AD1)	V(ADT)	V(ADI)	
Special hysteresis in case	vhystsppdkey[7:	V(AD1)<18V	0.01*	0.03*	0.06*	W)
of	0]	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	V(AD1)	V(AD1)	V(AD1)	
external pull down	-1		(,	. ( ,		1
Special threshold level	vippulkey[7:0]	V(AD1)<18V	0.2*	0.37*	0.5*	<b>V</b> \
H => L in case of external	'' ''		V(AD1)	V(AD1)	V(AD1)	
pull up						
Special threshold level	vippuhkey[7:0]	V(AD1)<18V	0.2*	0.4*	0.5*	V
L => H in case of external			((AD1)	V(AD1)	V(AD1)	
pull up				~		
Special hysteresis in case	vhystsppukey[7:	V(AD1)<18V\\\	0.01*	0.03*	0.06*	V
of	[0]	<i>-</i> /// /////	V(AD1)	V(AD1)	V(AD1)	
external pull up						
71/ 144		interrupt related pa		I	7.075	1 \ /
7V-interrupt level 1	7vint1		5.0		7.275	V
7V-interrupt level 2	7vint2		4.9		7.15	V
7V-interrupt level 3	7vint3		4.8		7.025	V
7V-interrupt level 4	7vint4		4.7		6.9	V
7V-interrupt level 5	7vint5		4.6		6.775	V
7V-interrupt level 6	7vint6		4.5		6.65	V
7V-interrupt level 7	7vint7		4.4		6.625	V
7V-interrupt level 8	7vint8		4.3		6.4	V
Hysteresis level for 7V-	v7vhyst		7.3V		7.9V	V
interrupt	_					
		RESET related parar				1 > 7
Power on reset level (CBB)	vpor		1.5	2.0	3	V
3V-reset level (WBB),	v3vupreset		3.0	3.5	4.2	V
if VDD5 is ramped up						
Hysteresis on 3V-reset	v3vhyst		0.2	0.5	1.2	V
		ump-interrupt relate		eters		
Level for load dump interrupt	vldi		27		40	V
		PR[2:1] related para	meters			
Input leakage of PR[2:1] in case of sleep	ileakpr[2:1]				2	μΑ
On resistance of PR[2:1]	rdson[2:1]	VDD5>7V			8	Ω
					13(tmax	Ω
					)	
Free wheel diode voltage	vwheel[2:1]		24		31	V
Short circuit current in	ish[2:1]	VPR[2:1]=3V,	200		500	mA
PR[2:1]		tmax=10ms	180		650	mA
			(tmax)			



# Intelligent relay driver for automotive applications ROM version for series production

### 9. Eeprom characteristics

Temperature	Warranty									
Max. cycles										
25°C	100,000									
105°C	10,000									
Data retention										
25°C	20 years									
55°C	20 years									
85°C	10 years									
125°C	1 year									



## 10. Quality and Reliability targets

Melexis is following the "General Specification for Semiconductor Devices" by BOSCH. According to that requirements Melexis aims:

Incoming quality: 0 failuresField failures during the first warranty year1ppm

In order to reach these values, sensitive data has to be stored twice in the EEPROM with a CRC on each data field. Software algorithms have to handle this, possible failure routines should correct and act on single bit failures.

## 11. CPU-core description


16201J is designed with the Melexis 16-Bit-Risk-CPU.

CPU architecture, instruction set, register set, dressing modes are described in the "16 Bits RISC RX16000 DATA BOOK" of Melexis. It will not be scope of this document.



Intelligent relay driver for automotive applications ROM version for series production

## 12. Description of Periphery



### 12.1. Memory mapping

Internal ROM use	Adress
16201J	

RAM	start 0000
(256 bytes)	stop 00FF
Unused	start 0100
	stop 0FFF
EEPROM	start 1000
(128 words)	stop 10FF
Unused	start 1100
	stop 1FFF
I/O	start 2000
	stop 201F
Unused	start 2020
	stop 3BFF
MLX-ROM	start 3C00
(1 kbytes)	stop 3FFF
MLX-Serial ROM	start 4000
(16 kbytes)	stop 7FFF
Unused	start 8000
	stop DFFF
ROM	start E000
(8 kbytes)	stop FFFF



# Intelligent relay driver for automotive applications ROM version for series production

#### 12.2. ROM

12.2.1.ROM-allocation table and Far-Pages

Internal ROM Adress Far Pages Adress 16201J

 User
 start E000

 Area
 stop FFAF

 User
 start FFB0

 Interrupts
 stop FFFF

 Far Page
 start 3F00

 0
 stop 3FFF

 Far Page
 start 7F00

 1
 stop 7FFF

 Far Page
 start BF00

 2
 stop BFFF

 Far Page
 start FF00

 3
 stop FFFF

12.2.2.Interrupt vectors and Interrupt description

				\	\ \										
Interrupt Function	PI	Soft Priority	Hard Priority(1)	Туре	Active	Clear Pendings (3)	Reset Priority	Can be disabled	Far Page	Address(LSB)	Absolute address	Test Tracking	Segement Area (bytes)	Segement Usage (bytes)	Comments
Elex Test Reset	0	0	0	Jump	Level	Yes	Yes		0	F8	3FF8	No	4	4	
Elex Test Interrupt	1	0	1	Call	Edge				0	F0	3FF0	-	8	_	Default
									1	F0	7FF0	-	16		Upon request
Unused	2	0	2	Jump	Level	Yes	Yes		0	FC	3FFC	No	4	4	OTP/PROM Loader
User Reset	3	0	3	Jump	Level	Yes	Yes		3	F8	FFF8	N.A(4)	6	4	(9)
Watch-Dog Reset	4	0	4	Call	Edge	Yes	(2)		3	F0	FFF0	Yes	8	6	(10)
Program Error	5	0	5	Call	Edge				3	FE	FFFE	Yes	2	2	Also Software crash (6)
Eeprom Error	6	1	1	Call	Edge				3	A0	FFA0	Yes	8	0	Space can be re-allocated (6)
Ready Time-out	7	1	0	Call	Edge				3	A8	FFA8	Yes	8		Space can be re-allocated(6)
Load Dump	8	2	0	Call	Edge			Yes	3	B0	FFB0	Yes	8	6	
7V Threshold	9	2	1	Call	Edge			Yes	3	B8	FFB8	Yes	8		(7)
Timer Compare 1	10	3	0	Call	Edge			Yes	3	C0	FFC0	Yes	8	6	
Timer Compare 2	11	3	1	Call	Edge			Yes	3	C8	FFC8	Yes	8	6	
Timer Capture	12	3	2	Call	Edge			Yes	3	D0	FFD0	Yes	8	6	
Timer Overflow	13	3	3	Call	Edge			Yes	3	D8	FFD8	Yes	8	6	
Eeprom Ready	14	4	١-	Call	Edge			Yes	3	E0	FFE0	Yes	8	6	(0)
Key Input	15	5	<u> </u>	Call	Edge			(5)	3	E8	FFE8	Yes	8	6	(8)
				Total user Interrupt area (bytes) :					. ,	96					
<u> </u>					Minimum user Interrupt area (bytes):				80						

Fa	r Pages
Id	Page
3	FF
2	BF
1	7F
0	3F

#### (1): Conflict resolver

- (2): Should be done by software if necessary
- (3): Clears all other pending interrupts excepted Melexis Test Interrupt (Test mode)
- (4): Not Available:
- (5): Disable only possible in test mode
- (6): Not used

Notes:

(7): 7V Treshold Interrupt occurs, if selected level is reached, a new interrupt can occur, if V(AD1)>v7vhyst

Used interrupt area (bytes):

- (8): Debounced with 1ms...2ms
- (9): CBB (Power on Reset) and WBB (3V-Reset) have to be detected via flags
- (10): Watch dog Interrupt can have the watch dog or the clock monitor as source, identification via flags



# Intelligent relay driver for automotive applications ROM version for series production

Interrupts can be enabled or disabled by Flags, or changing priority. In case priority 0 is selected, only interrupts with that priority will occur. Changing the priority to a value of N enables all interrupts with a priority <= N, in case they are enabled with their enable flag.

The Key Interrupt can only be enabled/disabled with a change in the priority in user mode.

#### Attention:

1.)

In case interrupts are:

- enabled with the enable flag
- disabled by priority

the interrupt sources are still active! An interrupt is memorised only one time, and it will be performed, when CPU runs on a priority again, which enables this interrupt. This is also valid for the sleep mode.

2.)

In case CPU is in an interrupt routine and a second enabled interrupt with a higher priority occurs, CPU jumps to this new interrupt, performs the routine and jumps back to the 1st interrupt.

Conflict resolver determines, what interrupt is performed at first, in case two interrupts with the same priority levels arrive at the same time.

3.)

If the chip is in sleep, all interrupts can wake up the chip, in case they are enabled.

4.)

In order to give Melexis the possibility to test the User Reset, the user software should have the following sequence:

# SEGMENT 'lo' .pb

.pb\_l DS.B .pb\_h DS.B

#define OIB\_P\_B7 io:pb\_l.7 #define O\_P\_B7 io:pb\_h.7

.RESET clrb O\_P\_B7 ;gives "0" on KEY7 out

setb OIB P B7 :in order to indicate Melexis-Tester the user-reset

mov cx,#0ah

res1 djnz cx,res1 clrb OIB\_P\_B7

This sequence generates for 10us a logic L on KEY7, which is used by Melexis for testing the user reset. All other interrupts are tested by means of the Melexis test interrupt.

5.)

In order to give Melexis the possibility to test the user interrupts, the user software should have the following sequence:

SEGMENT 'TimerComp1' psp msw,2 nop jumpf ITC1



# Intelligent relay driver for automotive applications ROM version for series production

### 12.3. Portsmap description

The ports map consists of an input and an output section which are separated.

On one and the same address can be completely different devices, they are accessed and selected by reading and writing to that certain address.

Outputs										
Byte	Access	Word	Byte				/ Fun	ction \	\	Ĭ
Address	mode(0)	Bit	Bit	Name	Reseted by	Bit cle	eared \	Bit	set	
2000	WBb	0	0							Ï
		1	1							
		2	2	OIB_PWM	CBB, WBB	Pin PWM is a digita	aliniput \\	Pin PWM is the PV	VM output	
		3	3							
		4	4							
		5	5	OIB_PS1	CBB, WBB, High current	PS1\pin\is\input\of	port 01 bit 5	PS1 pin outputs PS	S1 voltage	
						PS1 pin is ADC inp	ut (channel 4)			
		6	6	OIB_PS2	CBB, WBB	PS2 pin is input of	port 01 bit 6	PS2 pin outputs PS	S2 voltage	
						PS2 pin is ADC inp	ut (channel 5)	[		
		7	7							
2001	Bb	8	0	N0	CBB, WBB, EÈ access	00	01	10	11	Bank
		9	1	N1 ( ) )\	CBB, WBB, EE access	Protected	Protected	Protected	Opened	00-3F
		10	2			Protected	Protected	Opened	Opened	40-7F
		11	3			Protected	Opened	Opened	Opened	80-BF
1		12	4			Opened	Opened	Opened	Opened	C0-FF
	1	13-15	5-7							

Notes:

(0) Access modes

Symbol	Meaning
W	Word accessible
В	Byte accessible
b	Bit accessible
Na	Not Accessible
Nu	Not Used

Outputs

Byte	Access	Word	Byte			Function		ction	
Address	mode	Bit	Bit	Name	Reseted by	Bit cleared		Bit set	
2002	WBb	0	0	O_PR1	CBB, WBB	Relay 1 is OFF		Relay 1 is ON	
		1	1	O_PR2	CBB, WBB	Relay 2 is OFF		Relay 2 is ON	
		2	2						
		3	3	CONTRV0	СВВ	DAC volta	ge control		
		4	4	CONTRV1	CBB	000	5.4V		
		5	5	CONTRV2	CBB	111	7.0V		
		6	6	CKTEST	CBB		Software 7	Test Clock	(1)
		7	7	DRTEST	CBB		Timing Test D	Data or Reset	(1)
2003	Bb	8	0	ENTCMPI1	CBB	Disable Timer com	pare 1 interrupt	Enable timer compare 1 interrupt	
		9	1	ENTCMPI2	CBB	Disable Timer com	pare 2 interrupt	Enable Timer compare 2 interrupt	
		10	2	ENEDGEI	CBB	Disable Edge detec	ct interrupt	Enable Edge detect interrupt	
		11	3	ENOVFLI	CBB	Disable Counter ov	erflow interrupt	Enable Counter overflow interrupt	
		12	4	ENLDI	CBB	Disable Load-dump	o interrupt	Enable Load-dump interrupt	
		13	5	EN7VI	CBB	Disable 7V detection	on interrupt	Enable 7V detection interrupt	
		14	6	ENEEI	CBB	Disable Eeprom W	rite end interrupt	Enable Eeprom Write end interrupt	
		15	7						
2004	WBb	0-7	0-7	OIB_P_B[7:0]	СВВ	Pins KEY[7:0] (port	B) are inputs	Pins KEY[7:0] (port B) are outputs	
2005	Bb	8-15	0-7	O_P_B[7:0]	None	Pins KEY[7:0] are		oort B data outputs	
2006	W	0-7	0-7	NO_SPB_P_B[7:0]	CBB	Special Threshold	for Port B inputs	Normal Threshold for Port B inputs	
2007	Na	8-15	0-7	UDB_P_B[7:0]	CBB	Port B uses externa	al pull-downs	Port B uses external pull-ups	

Notes:

(1) Only in test mode



## Intelligent relay driver for automotive applications ROM version for series production

#### Outputs

Byte	Access	Word	Byte			Function		1		
Address	mode	Bit	Bit	Name	Reseted by	Bit cl	eared	Bit s	set	
2008	WBb	0	0	SOC	CBB, Conversion started	Idle ADC		Start ADC conversi	on request	
		1	1	SEL2VREFB	CBB	ADC uses internal	Ref	ADC uses External	Ref (From PS2)	
		2	2	SEL_ADC0	CBB		Analog ML	JX for ADC		
		3	3	SEL_ADC1	CBB	000 : Internal power	er supply	100 : PS1 \		
		4	4	SEL_ADC2	CBB	001: Temperature	sensor	101: PS2 \		
						010 : AD1		110: PR1\\\		
						011 : AD2	\ \ \ \	111 : PR2 \\	\	
		5	5	AWD	CBB, WBB	A rising edge or	AWD will acknowl	edge watch-dog if W	ゆSETF is high	
		6	6	R_CBFB	CBB		A rising edge	sets CBFB flag		
		7	7	R_WBFB	CBB, WBB		\\ A kising edge s	ets WBFB flag		
2009	Bb	8	0	EDSEL	CBB	Falling edge select		Rising edge selection		
		9	1	TC1CPTDIR	CBB	TC1 xor TC2 input	for capture \	Direct TC1 input for	r capture	
		10	2	ENCM	CBB	Disable Clock mon	itor control	Enable Clock monit		
								TP1=0 (4)	TP1=1 (4)	
				FDF	000	_ \ \.\.\ \	/		Clock monitor reset	
		11	3	EBE	CBB	Eeprom block eras		Eeprom block eras		(4)
		12	4	EBW	CBB \	Eeprom block write		Eeprom block write		(4)
		13	5	VEE1	CBB )	00	01	10		(4)
		14	6	VEE2	CBB	Read at predifined	Read at predifined	Read with external		(4)
						Internal normal level	Internal low level	Vs and Vcg levels	Intenal high level	
		45	7	anarina in antana in	uxurunan yan aran aran aran aran aran aran ar			on KEY2, KEY6		
		15	- /							
200A-200B	W	0-15	-	. /1 / .1	None			1 reference value		
200C-200D	W	0-15	-		None		Timer Compare :	2 reference value		
200E	В	0-6	0-6	OCONTR[6:0]	CBB		Oscillator co	ntrol register		
		7	7							
200F	В	8-15	0-7	PWM[7:0]	None	For PWM from 0 to	127, duty cylce is	PWM/128, then duty	cycle is 1	

#### Outputs

Byte	Access	Word	Byte				Function			1
Address	mode	Bit	Bit	Name	Reseted by	Bit cleared		Bit cleared Bit set		1
2010	WB	0	0	DIV0	CBB	Free running counter in normal mode		Free running count	er in SLEEP mode	<b>=</b>
						0	1	0	1	
						1 MHz	250KHz	15.62Khz	7.813Khz	1
	Nu	1-7	1-7							4
2011	Nu	8-15	0-7							3
2012	WB	0	0	TP1	CBB	00	01	10	11	(4)
		1	1	TP2	СВВ		125Khz on KEY3 8Mhz PLL on KEY4	DAC ref on KEY3	7V interrupt voltage (5)	(4)
						Normal mode	SEL_ADC=xx0 =>VDD1 on ADC	DAC output on KEY4	Bandgap voltage on KEY4	
							SEL_ADC=xx1 =>VDD2 on ADC	ADC input voltage on KEY5 (6)		
		2	2	TP3	CBB	Norma	al mode	Power dow	n disabled	(4)
		3	3	IDDTEST	CBB	Norma	al mode	Enable IDDQ acquisition		(4)
								I_AD2=0	I_AD2=1 Memories in	Ī
								Normal	precharge IDDQ acquisition	
								TP3=0 Normal internal supply (Typicaly 5V)	TP3=1 High internal supply (Typicaly 7V)	
		4	4	TMTEST	CBB,TEST	Timing tes	ts disabled	Timing tes	ts enabled	(3, 4)
		5	5	ELEXITPG1	CBB,TEST		rupt in FP0	Elex Intern		(4)
		6	6	ENKEYITB	CBB,TEST	Key interrupts enabled Key interrupts disable		ts disabled	(4)	
		7	7	ABORTBUSY	CBB,TEST	Norma	al mode	Abort Busy Eeprom		(4)

Notes:

- Timing Devices are: Free-running counter, Timer Compare 1 and 2, Timer Capture and PWM
- (4) Melexis reserved for test purpose, only accessible in test mode
- Negative input of the comparator
- (5) Negative input of the comparator(6) Positive input of the comparator



Access Word Byte

## Datasheet MLX16201-Jxx

## Intelligent relay driver for automotive applications ROM version for series production

Fund	ction
Bit cleared	Bit set
Timer Compare1 equality not found	Timer Compare1 equality four
Timer Compare2 equality not found	Timer Compare2 equality four
Capure not done	Canture done

Address	mode	Bit	Bit	Name	Reseted by	Bit cleared	Bit set	1
2000	WBb	0	0	EQUAL1	Not applicable	Timer Compare1 equality not found	Timer Compare1 equality found	(6.1)
		1	1	EQUAL2	Not applicable	Timer Compare2 equality not found	Timer Compare2 equality found	(6.1)
		2	2	DET	Not applicable	Capure not done	Capture done	(6.1)
		3	3	OVF	Not applicable	No timer overflow	Timer overflow	(6.1)
		4	4	7VTHRESHOLD	Not applicable	7V threshold not found	7V threshold found	(6.1)
		5	5	LDTHRESHOLD	Not applicable	Load Dump threshold not found	Load Dump threshold found	(6.1)
		6	6	KEYPRESSED	Not applicable	No key is pressed	One or more keys are pressed	(6.1)
		7	7	O_PWM	Not applicable	PWM output is LOW \	RWM output is HIGH	(6.1)
2001	Bb	8	0	I_TC1	Not applicable	Data on TC1 pin		
		9	1	I_TC2	Not applicable	Data on TC2 pin		
		10	2	I_PWM	Not applicable	PWM output used as digital input (if Ol	B_PWW is cleared)	
		11	3	I_AD1	Not applicable	Data from external pin AD1		
		12	4	I_AD2	Not applicable	Data from external pin AD2	•	
		13	5	I_PS1	Not applicable	Data from external pin PS1		
		14	6	I_PS2	Not applicable	Data from external pin PS2		,
		15	7					2
2002	WBb	0-7	0-7	ADC[7:0]	Not applicable \	ADC inputs		
2003	Bb	8	0					
		9	1					3
		10	2					3
		11	3					
		12	4		CBB, Read of port 2003	Load-dump memory		
		13	5	7VIF \	CBB, Read of port 2003	7V threshold memory		
		14	6	COMPOUTB	Nøt applicable	ADC Comparator output (Inverted)		
		15	7	CMRES\\	CBB, Read of port 2003	Clock monitor error detection (Valid ev	en if ENCM flag is low)	
2004	WBb	0-7		I_P_B[7:0]	Not applicable	Undebounced Port B inputs	_	]
2005	Bb	8-15	0-7	I_P_DB_B[7:0]	Not applicable	2ms3ms debounced Port B inputs	<u> </u>	

Inputs

(6.1) Only for Melexis test purposes Notes:

Undebounced input Debounced input

(9) Same as I\_PWM

Inputs

liiputs								
Byte	Access	Word	Byte			Fun	ction	
Address	mode	Bit	Bit	Name	Reseted by	Bit cleared Bit set		
2008	WBb	0	0	EOC	SOC	End Of Conversion : Set by ADC wher	n conversion is completed	Ī
		1	1	TEST1	Not applicable	00 : Normal mode	10 : Test mode 2, external oscillator	(6.1)
		2	2	TEST2	Not applicable	01 : Test mode 1, internal oscillator	11 : Do not exist	(6.1)
		3	3	EEBUSY	Not applicable	Eeprom not busy	Eeprom busy (write or erase)	
		4	4	CPTF	CBB, Read of Port 200A	Capture not done	Capture done	
		5	5	WDSETF	Automatic by watch-dog	Watch-dog window not opened	Watch-dog window opened	
		6	6	CBFB	Set by R_CBFB	A cold boot has occured	No reset occured	
		7	7	WBFB	Set by R_WBFB	A warm or a cold boot has occured	No reset occured	
2009	Bb	8	0	LDPI	Not possible	No pending interrupt	Pending interrupt	(6.1),(10)
		9	1	7VPI	Not possible	No pending interrupt	Pending interrupt	(6.1),(10)
		10	2	TCOMP1PI	Not possible	No pending interrupt	Pending interrupt	(6.1),(10)
		11	3	TCOMP2PI	Not possible	No pending interrupt	Pending interrupt	(6.1),(10)
		12	4	TCAPTPI	Not possible	No pending interrupt	Pending interrupt	(6.1),(10)
		13	5	TOVFPI	Not possible	No pending interrupt	Pending interrupt	(6.1),(10)
		14	6	EERDYPI	Not possible	No pending interrupt	Pending interrupt	(6.1),(10)
		15	7	KEYPI	Not possible	No pending interrupt	Pending interrupt	(6.1),(10)
200A-200B	WBb	0-15	-	CPT[15:0]	None	Capture register		
200C-200D	WBb	0-15	_	CNT[15:0]	CBB	Free running counter		

(10) Taken from Interrupt Controller Notes:

### 12.4. Periphery access, Timing

#### Access time of periphery:

All devices addressable by the RX16000 are with a READY management. The CPU will wait, until an addressed periphery device will have valid data. Because timing of peripheral devices is dependent on temperature and supply, we can only give

the following typical access time (CPU at 8MHz):



# Intelligent relay driver for automotive applications ROM version for series production

RAM: 250ns from address to data ROM: 250ns from address to data I/O: 250ns from address to data

EEPROM: 4us...6us from address to data in case of READ

4ms...5ms from address to written data in case of WRITE

Instruction length: 1us

#### Addressing modes of periphery

Memory read/write addressing modes for RX16000 NOTE that every address in the tables below is a byte address

Data in memory

Offset	Data
0	AA
1	BB
2	CC
3	DD
4	EE
5	FF

Result in register after MOV instruction

Word addressing modes

Offset	RAM	ROM (*)	I/O	EEPROM
0	AABB	AABB	AABB	AABB
1	BBCC	do not use	do not use	do not use
2	CCDD	CCDD	CCDD	CCDD
3	DDEE	do not use	do not use	do not use
4	EEFF	EEFF	EEFF	EEFF

Example:

Example:

RAM start address = 0000 R0M start address = E000

Byte addressing modes

Dy to dad occini				
Offset	RAM	ROM (*)	I/O	EEPROM
0	AA	AA	AA	do not use
1	BB	BB	BB	do not use
2	CC	CC	CC	do not use
3	DD	DD	DD	do not use
4	FF	l FF	l FF	do not use

Example:

Example:

RAM start address = 0000 R0M start address = E000 mov al,dp:01 x = E003 result : al = BB mov al,[x]

mov al,[x] result : al = DD

Bit addressing modes

Dit addressing modes				
Offset	RAM	ROM (*)	I/O	EEPROM
0	offset 0; bit 0	offset 0; bit 0	offset 0; bit 0	do not use
2	offset 0; bit 2	offset 0; bit 2	offset 0; bit 2	do not use
7	offset 0; bit 7	offset 0; bit 7	offset 0; bit 7	do not use
8	offset 1; bit 0	offset 1; bit 0	offset 1; bit 0	do not use
F	offset 1; bit 7	offset 1; bit 7	offset 1; bit 7	do not use
1F	offset 3; bit 7	offset 3; bit 7	offset 3; bit 7	do not use

Example :

Example :

RAM start address = 0000 ROM start address = E000 Offset = 000A =(1010)b Offset = 0019 =(00011001)b Bit 2 of address 0001 is read Bit 1 of address E003 is read.

(\*) - only read



# Intelligent relay driver for automotive applications ROM version for series production

#### Beside this:

- The limitations for bit addressing modes and additional addressing modes (i.g.:y:page), which are described in the "16 Bits RISC RX16000 DATA BOOK" of Melexis are valid.
- For word, byte and bit addressing modes of I/O the spec. of 8.3 are valid.
- CPU can run code from ROM and RAM.

### 12.5. Description of important peripheral blocks

### 12.5.1. Eeprom interface

The EEPROM is controlled by an interface logic, which takes care about the following:

- Divides the EEPROM into 4 pages, which can be individually protected.
- Protects the 1st 4 words, with the trimming parameters against a write access.
- In case the EEPROM is busy with writing the CPU can perform code, the interface latches address and data and performs the write instruction.
- If a 2nd write cycle is started, while a 1st cycle is running, the 2nd cycle is discarded.

In case writing data to an certain address of the EEPROM, this address has to be erased before.

Erasing is done by writing 0000h to a certain address.

While a write instruction is running and a sleep command is performed from the CPU, the chip will wait, until the EEPROM write operation is finished. After that the chip will go in sleep mode.

### 12.5.2. Window Watch dog

16201J uses a window watch dog.

In case CPU is running on 8MHz, the window opens 5ms after a reset of the watch dog timer (according 9.1.) and closes 10ms after a reset of the watch dog timer.

Resolution of that window is 8us, the watch dog has to be acknowledged in that window. Every acknowledge outside generates a watch dog interrupt.

The opened window is seen and the acknowledged is done via ports 8.3.

#### 12.5.3.Clock monitor, oscillator concept

The main oscillator is a 125kHz RC oscillator which is trimmed via software.

This oscillator output is multiplied by 64 with a PLL so that a CPU clock of 8MHz can be derived.

The PLL has a settling time of ca. 240us after start up, in that phase and also during sleep the 125kHz is used as main clock for the complete system.

The PLL is observed by a clock monitor. If the PLL becomes unlocked over a time between 40us...160us, a clock monitor reset (9.1.) is performed, in case it is enabled. The clock monitor has a settling time of 240us after the PLL is settled.

#### Attention:


- Clock monitor should only be enabled by software, if the system is stable, means PLL is settled, clock monitor is settled (complete settling time 240us+240us)
- Clock monitor has to be disabled in sleep mode.



# Intelligent relay driver for automotive applications ROM version for series production


12.5.4. The configuration possibilities of the Key-Thresholds and the Key-Interrupt

- Port NO\_SPB\_P\_B[7:0]=FFh
- Port UDB\_P\_B[7:0]=00h
- External pull down, KEY0 is high active
- Key interrupt will be generated on a 1ms...2ms debounced L-H transient of I\_P\_B[7:0]
- UDB\_P\_B[7:0] has no influence on the comperator digital input threshold level




The key interrupt is not defined during a change of UDB P B[7:0].

- Port NO\_SPB\_P\_B[7:0]=00h
- Port UDB\_P\_B[7:0]=00h
- External pull down, KEY0 is high active
- Key interrupt will be generated on a 1ms...2ms debounced L-H transient of I\_P\_B[7:0]
- High ratiometric to V(AD1) input threshold level is used




The key interrupt is not defined during a change of UDB\_P\_B[7:0].

- Port NO\_SPB\_P\_B[7:0]=FFf
- Port UDB\_P\_B[7:0]=FFh
- External pull up, KEYO is low active
- Key interrupt will be generated on a 1ms...2ms
   debounced H-L transient of I\_P\_B[7:0]
  - UDB\_P\_B[7:0] has no influence on the comperator digital input threshold level



The key interrupt is not defined during a change of UDB P B[7:0].

- Port NO SPB P B[7:0]=00h
- Port UDB\_P\_B[7:0]=FFh
- External pull up, Key is low active
- Key interrupt will be generated on a 1ms...2ms debounced H-L transient of I\_P\_B[7:0]
- Low ratiometric to V(AD1) input threshold level is used



The key interrupt is not defined during a change of UDB\_P\_B[7:0].



# Intelligent relay driver for automotive applications ROM version for series production

## 13. Special conditions

### 13.1. Reset of the periphery

Source	Reset CPU	Reset Periphery	Reset watchdog timer	Note
Power On Reset	yes	yes	yes	CPU uses 125kHz for 240us, after Reset disappeared
3V-Reset	yes	according ports map description	yes	RAM contend can be guarantied
Watch-Dog-Interrupt	no	yes	yes	In case of Watch-Dog-Interrupt:  The watchdog has to be acknowledged 2 times until relay driver can be switched on.  The 3V-Reset level is switched to its hysteresis level
Clock-Monitor	no	yes	yes	CPU uses 125kHz for 240us, after Reset disappeared
Sleep	no	no, only components which consume current	yes	CPU uses 125kHz for 240us after CPU is waked up

### 13.2. Load dump protection

The 16201J is protected against 80V load dump. In case of Load-dump:

- Both relay drivers are switched on.
- The pin PWM is switched to H in case PWM is in output function.

### 13.3. Trimming

In the EEPROM there are the following parameters, when 16201J is delivered to the user:

EEPRO M address	Contend	scope
1000h	Oscillator control word ocontrnom[6:0]	only accessible in test mode,
1001h	ADC correction factor for AD1 eps(AD1)	trimmed values
1002h	Temperature sensor tmin	
1003h	Temperature sensor tmax	
1004h	ADC correction factor for PR1, PR2, PS1, SUPPLY eps(PR1)	
1005h	ADC correction factor for AD2, PS2, eps(AD2)	
1006h	Identity	
1007h	Identity	



# Intelligent relay driver for automotive applications ROM version for series production

1008h	00	
1009h	00	
100Ah	00	
100Bh	00	
100Ch	Lotnumber	Security values, will not be
100Dh	Lotnumber	overwritten by the user
100Eh	Difference between nominal and trimmed frequency as signed BYTE freqdiff	
100Fh	Checksum for addresses 1000h1007h as BYTE	
1010h	00	
10FFh	00	

Address 1000h to 1007h are write protected in normal user mode. The parameters should be used by the user software in order to trim 16201J.

### EEPROM checksum calculation:

11

Checksum16 =(  $\sum EE[l]+EE(100Eh)$  modulo (2 ) I=1000h...1007h, 100Ch, 100Dh, 100Eh

Addresses 1000h...1007h, 100Ch, 100Dh, 100Eh are read and summed as unsigned BYTES and stored on 100Fh, overflow is thrown away

### Trimming of the oscillator:

The data of address 1000h has to be written to the oscillator control register at 200Eh. After that the main oscillator is running at 125kHz, the PLL is at 8MHz.

#### ADC correction:

The ADC is trimmed on channels

- AD1 at a voltage of vin=13V via 50k on the pin AD1,
- PR1 at a voltage of vin=13V on the pin PR1.
- AD2 at a voltage of vin=3V on the pin AD2.

These trimming factors should be used according the EEPROM allocation table of this chapter.

This trimming is used in order to get common mode errors out. The ADC correction values at address 1001h, 1004h, 1005h are calculated in the following way:

#### ADC correction factor eps:

-idea: calibration is on CHANNEL, measurement on CHANNEL gives one result called adce,

which has an error.

In order to get the right value called adcr, the following equation has to be applied:

adcr=ratio\*adce

-format: ADC correction factor eps=00h ratio=0.75

ADC correction factor eps=FFh ratio=1.25

between there is an linear interpolation

-measuring eps: select CHANNEL with internal reference and give the



# Intelligent relay driver for automotive applications ROM version for series production

ADC value adc2[7:0] out, measure V(CHANNEL) with the internal ADC, following equation is valid with vin (trimming voltage from above), CHANNEL connected (in case CHANNEL=AD1 via 50k) to vin, range(AD1, PR1)=22V and range(AD2)=6V:

adcr=255\*vin/range ratio=adcr/adc2[7:0] eps=hex(round[(ratio-0.75)\*255/0.5]),

With this method the 3 ADC calibration factors are derived

- back calculation: select ADC channel x, which as a range of range x

with internal reference and give the ADC value adcx[7:0] out,

read eps from 1001h, 1004h or 1005h dependent on the selected channel x

ratio=0.5/255\*[dez (eps)]+0.75 vadcx=adcx[7:0]\*ratio\*rangex/255

#### Temperature sensor:

The temperature sensor is calibrated on its edge temperatures -40°C and 105°C. These values are written into the EEPROM.

Between these temperatures there is an linear interpolation.

### 13.4. Short circuit protection on application pins

On the PS2, PR[2:1] pins we have a short circuit protection, which is realised together with software. During a certain time we allow a short circuit protection current, which is specified in 4.

These pins can be observed with via internal ADC-channels, if the voltage on these pins is out of range because of a short circuit, software has to switch off this driver.

### The short circuit protection in PS1:

If the current exceeds on PS1 the maximum possible current specified in 4 during a time of 60us...120us, hardware switches this driver off. It is up to the user to observe this channel with the internal ADC or the digital input on PS1 in order to see this fault.

If driver was switched of du due a short circuit on that pin, software can switch it on again by setting OIB\_PS1 to "1".

## 14. Debugging facilities

Hardware and software debugging tools are available for the RX16000 family. Debugging of 16201J should be done on the MLX standard product 10108xy. The description of the available tool set is not a part of this document.



# Intelligent relay driver for automotive applications ROM version for series production

### 15. History record

_				
Rev.	No.	Change	Date	
1.0	1	Creation	03.01.99	
1.1	1	Spec error in special threshold mode had been removed	12.12.99	
1.2	1	Chapter: Table of content added	06.06.01	
	2	Chapter: Mechanical package data added		
	3	Chapter: Device coding encryption added		
	4	Chapter: History record added		
	5	Chapter: The configuration possibilities of the Key-Thresholds and the Key-Interrupt		
		added		
	6	Remark: Key interrupt is debounced with 1 ms 2 ms		
	7	Remark: Debounced Key inputs are with 2ms 3ms debounced		
	8	Maximum input voltage Vintc=18V on TC[2:1] added		
	9	Links to other docs have been adjusted		
	10	Typing mistakes have been removed		
	11	iddn min, typ, max changed to smaller values		
	12	ileakad2 max, ileakpwm max, ileakkey[7:0] max, ileakpr[2:1] max changed from 4uA		
		to 2uA		
	13	rinps2min changed from 50kOhm to 30kOhm		
	14	vhpwm min, vhkey[6:0] min changed from 4.2V to 4V		
	15	vlkey[7:0] max changed from 0.4V to 0.5V		
	16	vpor max changed from 2.5V to 3V		
	17	v3vupreset max changed from 4V to 4.2V		
	18	v3vhyst changed from 1V to 1.2V		
	19	vwheel[2:1] min (max) changed from 27V (36V) to 24V (31V)		
	20	ish[2:1] max specified to 650mA		
1.3	1	Reformating due to MLX standart for datasheets	26.06.01	
	2	Exchange of the package drawings from scanned versions to digital pictured versions		
	3	Remarks added in the portsmap for bits, which are only valid in Melexis test mode		

For the latest version of this document, go to our website at:

### www.melexis.com

Or for additional information contact Melexis Direct:

Europe and Japan:
Phone: +32 13 61 16 31
E-mail: sales\_europe@melexis.com

All other locations:
Phone: +1 603 223 2362
E-mail: sales\_usa@melexis.com

QS9000, VDA6.1 and ISO14001 Certified