

Features and Benefits

- Monochrome NTSC Camera
- > 120dB Wide Dynamic Range
- High sensitivity in Visible and NIR
- 54° FOV lens
- Robust IP63 housing
- Automatic exposure control (AE), Autobrite® automatic wide dynamic range (WDR) control
- Manual settings possible via I2C
- Qualified automotive design
- Low power (960mW @ 4.4V & 30fps)

Application Examples

- Night Vision
- Vision for autonomous vehicles
- Vision for commercial vehicles
- Security vision

Ordering Information


Part No.	Temperature Code	Package Code	Option code
MLX75403	E	-	-



Table of Contents

Table of Contents.....	2
1 Functional Diagram	3
2 General Description	3
2.1 Interlaced Video Output Option - NTSC	3
2.2 Serial Control Interface	5
2.3 Serial Control Interface	5
2.4 Normal Write Cycle.....	6
2.5 Noise Immune Write	6
2.6 Normal Read Cycle.....	7
2.7 Noise Immune Reads	7
2.8 Connector Definition	8
3 Functional Specification	9
3.1 Pseudo Interlaced NTSC	9
3.2 Autobrite® WDR Control.....	10
3.3 Region of Interest	10
3.4 Tint Control.....	10
3.5 Gamma control	10
3.6 Transition Control	11
3.7 Image Processing Features.....	11
3.8 Dark Current Removal.....	11
3.9 Column Fixed Pattern Noise Correction.....	11
3.10 Deffective Pixel Correction.....	11
3.11 Sharpening Filter	11
4 Absolute Maximum Ratings.....	12
4.1 Electrical Characteristics	12
4.2 Operating Conditions	12
5 Register Description.....	14
5.1 Performance Specifications	24
5.2 Electro-Optical Performance.....	25
5.2.1 Responsivity vs Wavelength @ 25°C	25
5.2.2 54° Horizontal FOV Lens Specifications	25
6 Disclaimer	26

1 Functional Diagram




2 General Description

The MLX75403 Automotive Camera Module is a fully-integrated imaging solution designed specifically for automotive vision systems. Built with Melexis' CMOS imager, Autobrite[®] technology and video processing, the module produces crisp, clear video in any range (up to 120dB) and excellent visible and near-IR sensitivity ensures detail rich scene information regardless of lighting conditions. This highly accurate image reproduction is required for automotive applications such as lane departure warning, night vision, adaptive cruise control, driver monitoring and intelligent airbag deployment.


The MLX75403 module is intended to support a variety of automotive applications. It has been designed with flexible mechanical and electrical interfaces. Each of the interfaces is described in one of the following sections. The module provides a flexible, fastener based mounting feature. The mounting holes on the MLX75403 are sized for M5 screws. In addition a variety of planar surfaces are provided to facilitate the alignment of the camera to the desired orientation in the vehicle. The following diagram defines the mechanical interfaces and envelope.

2.1 Interlaced Video Output Option - NTSC


The MLX75403 camera modules uses a 60 fps imager scan and the pseudo-interlace scanning option (defined in section 2.3.1) to generate 60 field per second video. The following figures define the timing of the video output and the voltage levels.



Horizontal Line Timing



Progressive Scan Output Option




Interlaced Scan Output Option

PM

2.2 Serial Control Interface

The MLX75403 module includes a I2C control interface intended to allow users to directly control the camera from their application. The read and write sequence is shown in the following diagram.



I2C Control Interface Timing

2.3 Serial Control Interface

The MLX75403 utilizes the I2C bus to control and provide status from an application. The I2C bus is a standard two wire serial bus with data rates up to 400,000 bits per second. The two interface signals are called SCLK and SDAT. SCLK provides a clock for asserting and sampling the SDAT signal. SCLK is unidirectional from the bus master, typically an image processing chip, to the MLX75403. SDAT is the data bus and is bi-directional. Both signals are open-drain and require a pullup resistor of 1.5K Ohms. Data is always transmitted with the Most-Significant-Bit (MSB) first. Eight bits of data are always transferred and are followed by a single ACKnowledge bit which is driven by the receiver of the previous 8 data bits. Data transfer is initiated with a START condition. The START condition is indicated when the SDAT signal goes low while SCLK remains high. The START condition may be initiated at anytime during a transfer and the MLX75403 will restart the transfer to begin accepting the DEVICE ADDRESS which must immediately follow the START. The SDAT line must only transition when SCLK is low when data is being transferred. If SDAT transitions while SCLK is high, then it will be interpreted as either a START or a STOP condition. Sufficient timing margins must be provided around the rising and falling edges of SCLK to insure that a START or STOP condition is not mistakenly recognized.

The DEVICE ADDRESS is a sequence of 7 bits, a READ/WRITE bit and an ACKnowledge bit. Data is always transmitted MSB first and LSB last as shown in the figure above. The DEVICE ADDRESS is 7 bits long and must be 1110_011 (0xE6). The LSB of the first byte is the READ/WRITE bit where a high (1) indicates that a READ cycle will follow and a low (0) indicates that a write cycle will follow. After the READ/WRITE bit, the MLX75403 will assert SDAT low shortly after SCLK goes low to acknowledge that the DEVICE ADDRESS has been recognized and the MLX75403 is ready to process the command that follows. If the I2C bus master

does not receive an acknowledge bit, it should restart the transaction as the MLX75403 did not recognize its DEVICE ADDRESS.

If a read transaction has been requested (READ/WRITE is high), then the MLX75403 will begin driving SDAT with the register data at the current address. If a write transaction has been requested then the bus master should send the REG ADDRESS byte. The REG ADDRESS byte specifies which register in the MLX75403 is to be accessed. The next two bytes of data are the write data where the MSB is sent first and the LSB second. Upon completion of all data being transferred, the master should issue a STOP command is initiated by first driving SDAT low and SCLK high, then bringing SDAT high while SCLK remains high.

2.4 Normal Write Cycle

A normal write cycle is shown in the diagram below. The transaction begins with a START condition and then the DEVICE ADDRESS and then the READ/WRITE bit which must be 0. The MLX75403 will acknowledge that it is ready for the transaction by asserting ACK low shortly after the falling edge of SCLK during the READ/WRITE bit. The MLX75403 will tri-state SDAT so the pullup can bring SDAT high shortly after the next falling edge of SCLK.

S	DEVICE ADDR	0	A	REG ADDR	A	DATA MSB	A	DATA LSB	A	P
---	-------------	---	---	----------	---	----------	---	----------	---	---

Normal Write



The 2nd byte of a transaction is the REGISTER ADDRESS byte which is the address of the register within the MLX75403 that is being written to. The MLX75403 will assert ACK indicating that the address has been accepted. The 3rd byte of the transaction is the most significant bits (MSB) of the register being written to (bits 15:8). The 4th byte is the least significant bits (LSBs) of the register being written to (bits 7:0). The command is terminated with a STOP condition. Alternatively, another START command can be initiated at this point. Note that the register is updated when the STOP (or another START) condition is recognized. All 16 bits of the register are updated at the same time.

2.5 Noise Immune Write

The I2C bus is susceptible to noise when run on a cable or even across a long distance on a PCB to protect the camera operation in potentially noisy environments. The MLX75403 has a feature that insures the I2C writes are only performed if the data is correct. A normal write cycle is performed as in the previous section but an additional byte of data is transferred which is a checksum of the REGISTER ADDRESS and the two data bytes. The checksum is easily computed on a microcontroller using the following formula:

$$\text{CHECKSUM} = 0xFF + \text{REGISTER_ADDRESS} + \text{DATA_MSB} + \text{DATA_LSB}$$

The diagram below shows the sequence of bytes to insure a valid register write in the presence of noise on the I2C bus. Note that register REG9 bit 0 will enable the mode that requires the checksum byte be included for all write transactions. This mode is off by default which makes I2C writes compatible with previous versions of the MLX75403. The register is updated during the ACK bit of the CHECKSUM byte if the checksum is correct. The MLX75403 will not acknowledge the CHECKSUM byte if the transaction has been corrupted and the check-sum does not match the computed checksum. The lack of the ACK in this case can be used as an indicator by the I2C bus master that the transaction has been corrupted and should be retried.

S	DEVICE ADDR	0	A	REG ADDR	A	DATA MSB	A	DATA LSB	CHECKSUM	A	P
---	-------------	---	---	----------	---	----------	---	----------	----------	---	---

Noise Immune Write

S START
 P STOP
 A ACKnowledge from SLAVE

When the checksum mode is enabled (REG9[0]=1) then the checksum is required and writes will no longer be compatible with previous versions of the MLX75403. This mode insures that all writes have a good checksum. When the backwards compatible mode is disabled, the checksum byte is optional.

2.6 Normal Read Cycle

A normal read cycle begins with a write cycle which is terminated after the REG_ADDR byte. This partial transition is required to properly set the REGISTER ADDRESS to the register being read. Following the new START command and the DEVICE ADDRESS, the MLX75403 will drive the MSBs of the register onto the SDA line. The I2C bus master can then optionally provide an ACK bit for that byte. The MLX75403 will then drive the LSBs onto the SDA line and then the I2C bus master can issue a STOP command to end the transaction. The REGISTER ADDRESS is not automatically incremented after each byte so only one register can be read during each transaction. The register being read is sampled during the ACK bit of the DEVICE ADDRESS where the R/W bit is a 1. This insures that the two halves of the register being read are consistent as many registers are volatile and can update at any time— including the time between when the MSBs are being readout onto the I2C bus and when the LSBs are being read.




Normal Write

S START
 P STOP
 A ACKnowledge from SLAVE
 A ACKnowledge from MASTER

The REGISTER ADDRESS remains loaded with whatever the last value was sent. Thus, a write followed by a read of the same register does not require reloading the REGISTER ADDRESS. Instead, a START and the DEVICE ADDRESS with R/W set 1 can immediately follow the DATA LSB of the write transaction. Note that there is no noise immunity protection on setting the REGISTER ADDRESS.

2.7 Noise Immune Reads

Noise immune reads are supported by reading the data bytes multiple times within the same 12 Transaction. This diagram shows that the data in the register is sampled during the ACK bit of the DEVICE ADDRESS. The data is then read out during the DATA MSB and DATA LSB cycles. If additional bytes are read out, the ones-complement of the data can be read in sequence. The data can be compared by



Noise Immune Read

S START
 P STOP
 A ACKnowledge from SLAVE
 A ACKnowledge from MASTER

the I2C bus master to insure that the data is correct and that noise has not corrupted the I2C transaction. Note that the register data is always consistent as long as the bytes are read out without initiating a new I2C transaction (i.e.: a new START STOP). If the bytes have been corrupted, the DATA MSB and DATA LSB fields can simply be read again as the register is not re-read unless a new DEVICE ADDRESS is issued. Note that this mode is backwards compatible with older versions of the MLX75403 as reading the ones-complement of the register data is optional.


2.8 Connector Definition

The standard camera comes with a pigtail connector terminated with a Hirose GT 17VSN-6DP-HU. Please inquire as to the availability of other connectors should your application require a different connector. The following table defines the connector pins for the Hirose connector.

Number	Signal	Pins Required	Wire Color
1	I ² C_SDA	1	Green
2	PWR_IN_A	1	Red
3	GND	1	Blue
4	I ² C_SCL	1	Gray
5	GND	1	Yellow
6	NTSC_OUT	1	White
SHIELD	CHG ND	SHIELD	Chassis Ground to Cable Shield

3 Functional Specification


The following diagram illustrates the processing contained in the MLX75403 camera. Some of the key features of the processing are described in the following sections.



Processing Block Diagram

3.1 Pseudo Interlaced NTSC

The camera employs a technique we refer to as Pseudo Interlacing. Pseudo interlace provides a data stream capable of RS-170 (NTSC) compatibility. Pseudo interlace provides a benefit over standard interlacing by reducing motion artifacts. The way pseudo-interlace is generated in this system is that the sensor is read at 60fps. Each frame read out of the sensor is used to generate one field of the output image. When frame N is used to generate field 0, frame N+1 is used to generate field 1. Adjacent pairs of rows are summed and output as a single row in order to not lose any sensitivity even though the sensor is integrating for only half as long (60fps vs 30fps). For field 0 the rows are summed in pairs starting with row 0 of the sensor. For field 1 the rows are summed in pairs starting with row 1 of the sensor. The following dia-gram illustrates the generation of one field; the generation of the other field is essentially the same, with an offset of 1 input row at the beginning.



Pseudo Interlace Row Generation Diagram

3.2 Autobrite® WDR Control

The MLX75403 module includes both automatic and manual control of both the integration period and the dynamic range. The automatic control may be based on the entire contents of the image, or on a user specified region of interest. The following sections describe the control in more detail.

3.3 Region of Interest

The camera includes a region of interest feature that can be used to influence the automatic control of the dynamic range and the integration period. The user designates a region of interest (of programmable size and position) within the full frame. The camera automatically optimizes the exposure and dynamic range for this region (alternatively, the region can be ignored for exposure and dynamic range setting). The region is defined by specifying the upper left and lower right corners of a rectangle using pixel row and column numbers.

3.4 Tint Control

The camera provides for both automatic and manual control of the integration period (exposure time). This can be specified independently of the gamma control – that is either can be fixed or set automatically. The Tint control algorithm attempts to set the camera to an integration period that places the average pixel value at a default or user specified level.

In addition to setting the desired image average, the user may bound the integration period that is available to the automatic control. This can prevent the integration from exceeding motion blur limits in dark environments.

3.5 Gamma control

The camera provides for both automatic and manual control of the dynamic range by selecting one of 29 response, or gamma, curves. This can be specified independently of the Tint control – that is either can be fixed or set automatically.

Autobrite tracks two parameters to control the selection of a gamma code: the number of saturated pixels (those at the maximum digital value) and the number of pixels in the top histogram bin of the image. These parameters are tracked on a per image basis using binary counters.

The algorithm can be tuned by setting the number of bits active in each counter. The logic responds to the overflow of the counter. Therefore the maximum number of saturated pixels and minimum number of top bin pixels desired are both set as a power of two.

The algorithm works by increasing the dynamic range when the number of saturated pixels (max gray level) exceeds the saturation setting. The dynamic range is reduced when the number of pixels in the top bin of a histogram (of programmable size) falls below the specified value.

In addition to setting the target values, the user may limit the maximum gamma setting available to the algorithm. This may be useful to applications that respond poorly to extremely high gamma values.

3.6 Transition Control

The camera includes features that allow the user to influence the response of the camera to dynamic lighting conditions. Human vision applications may desire a slow, smooth response to changes in lighting for aesthetic reasons. Machine vision application, not being influenced by aesthetic concerns, may desire a faster response. The camera includes features to allow the user to adjust the dynamic response of the camera to suit the application.

3.7 Image Processing Features

The camera includes a number of features that improve or remove artifacts from the image. These features are described in the following sections.

3.8 Dark Current Removal

The camera calculates the average dark value for a pixel by sampling optically shielded pixels (dark pixels) located in an extra column outside of the active pixel region. The calculated dark pixel value is subtracted from each pixel in the following frame from which it is calculated. This feature may be disabled by the user.

3.9 Column Fixed Pattern Noise Correction

During the vertical retrace period of scanning the imager, a fixed voltage is applied to all of the columns of the imager. This voltage is sampled by the ADC and used to calculate offset errors on a column basis. These errors are then removed from the next frame. This feature may be disabled by the user.

3.10 Defective Pixel Correction

The camera includes a feature to compensate for defective pixels. A 3x3 non-linear filter is used to screen out defective pixels. The center pixel is compared against the average of its neighbors and if it is too high or low, the average is substituted for the defective pixel. This feature may be disabled by the user.

3.11 Sharpening Filter

The camera includes a 3X3 sharpening filter. The user may disable or specify the strength of the filter.

4 Absolute Maximum Ratings

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

Operating temperature:-40°C to +105°C
 Storage temperature:-40°C to +125°C

4.1 Electrical Characteristics

(The following specifications apply for TA = -40°C to +85°C)

Input Voltage..... -0.3V to VCC +0.3V
 ESD Susceptibility..... 2000V

4.2 Operating Conditions

Supply Voltage 4.4V ±5%
 Operating Temperature..... -40°C to +85°C
 Reduced Performance +85°C to +105°C

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Vcc	Supply voltage		3.8	4	4.2	V
Pact	Active Power Consumption	200mA @ 4.4V Full Frame 30 fps		1000		mW

I2C Levels

V _{OH} (non-LVDS)	Output Level (high)	I _{OH} = -4.0mA	2.0		VCC	V
V _{OL} (non-LVDS)	Output Level (Low)	I _{OL} = 4.0mA	GND		0.8	V
V _{OH} (LVDS)	Output Level (high)			1.4	1.6	V
V _{OL} (LVDS)	Output Level (Low)		0.9	1.2		V
V _{IH}	Input Level (high)		2.3		5.5	V
V _{IL}	Input Level (low)		-0.5	8	10	V
I _{LOAD}	Input Leakage Current	V _i = 0V to 3.3V		0.01	10	mA
C _{IN}	Input Capacitance	V _{IN} = 0V, f = 1.0MHz		8	10	pF
C _{OUT}	Output Capacitance	V _{IN} = 0V, f = 1.0MHz		10	12	pF
Pix Clk	Pixel Output Rate			12		MHz
tr,tf	Rise/Fall Time				5	ns

Composite Video Signals

Drive Impedance	75 Ohm
Video Signal	1.4V p-p into a 75 - Ohm load
White Level	1.000V + 7%
Black Level	0.075V + 7%
Blank Level	0.000V
Sync Level	-0.400V + 7%
Vertical Frequency	59.93Hz + 5%
Horizontal Frequency	15.75kHz + 5%
Data Format	Interlaced

PRELIMINARY

5 Register Description

0x00 User Tint

Bit Definition															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	1	0	0	0	0	0	1	1	0	0
AB_K		TINT_EN		TINT											

The user tint register is used when manual control of the integration period is required by the application. The bits are defined as follows:

[15:13] AB_K:

This bit field can be used to slow down the response of the automatic Tint control to changes in the scene. This may be desirable if smooth changes between camera settings are preferable to rapid response. New Tint values are calculated based on the assumption that the image average will scale linearly with the Tint setting. The algorithm works by calculating the difference between the current and target image average and then based on that difference calculating what change in Tint is required to attain the desired image average. The algorithm then multiplies the change in Tint by the AB_K value and then adds the result to the current Tint value. Therefore, smaller values of AB_K will cause the Tint value to adjust in smaller increments, although the size of the steps will remain proportional to the lighting change for a fixed AB_K. The following table shows some examples of how AB_K affects the Tint calculations for a desired image average of 128. (Calculated Tint = Tint (128/Image Average)).

Image Average	Tint	Calculated Tint	Tint Difference	AB_K	New Tint
50	100	256	156	1	256
50	100	256	156	0.5	178
50	100	256	156	0.25	139
150	250	213	-37	1	213
150	250	213	-37	0.5	231
150	250	213	-37	0.25	241

The operation of this field is defined by the following table. Other values are not defined and should not be used.

AB_K	Description
4	Normal Response
3	75% of Normal Speed
2	50% of Normal Speed
1	25% of Normal Speed

[12] TINT_EN:

Writing a "1" to this bit will enable manual control of the integration period. When enabled, The TINT value specified in this register will be used and automatic control of the integration period is disabled. Writing a "0" to this location will disable manual control and enable the automatic control of the integration period. Changes to this bit will take effect on the next full frame of video.

[11:0] TINT:

This field specifies the integration period as a number of rows. The maximum integration is 525 rows. At a frame rate of 30 fps, writing a value of 0X20D would result in a 33 ms integration period. Changes to this parameter will take affect on the next full frame of video.

0x01 Min Tint

Bit Definition															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
TINT_SKIP				MIN_TINT											

The Min Tint register is used to specify the minimum integration period available to the algorithm controlling Autobrite® as well as controlling several other features. The bits are defined as follows:

[15:12] TINT_SKIP:

This field specifies the frequency at which Tint updates made when automatic control of Tint is enabled. This field is set to a 2 frames by default to accommodate the one frame latency between calculation of a new Tint value and its taking effect. Note that the Tint will settle in the same number and size of steps, but will take longer to settle. To change the size of steps that Tint will use to adjust,, use the AB_K parameter.

[11:0] MIN_TINT:

This field is used to specify the minimum integration period that the Autobrite® algorithm will use to control the camera. It is only valid when manual control of the integration period is disabled. It is specified as the number of row periods you wish to have the sensor integrate. The maximum integration is 525 rows. Changes to this parameter will take affect on the next full frame of video.

0x02 Max Tint

Bit Definition															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	0	0	1	0	0	0	0	0	1	1	0	0
RESERVED		RESERVED		MAX_TINT											

The Min Tint register is used to specify the maximum integration period available to the algorithm controlling Autobrite® as well as controlling several other features. The bits are defined as follows:

[15:12] Reserved:

These bits are reserved for future use and should not be set. To ensure compatibility with future releases, we recommend using a read/modify/write operation to preserve the status of this bit.

[11:0] MAX_TINT

This field is used to specify the maximum integration period that the Autobrite® algorithm will use to control the camera. It is only valid when manual control of the integration period is disabled. It is specified as the number of row periods you wish to have the sensor integrate. Changes to this parameter will take affect on the next full frame of video.

0x02 Max Tint

Bit Definition															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0

RESERVED	Q_Slope	MAX_Q
-----------------	----------------	--------------

The Merge Bins Control register is used to enable and control the behavior of the merge bins contrast enhancement algorithm. The merge bins algorithm can be controlled by specifying a Q function that indicates how strongly gray levels should be affected by the algorithm. The Q function can be specified in one of two methods. The first method assumes that a maximum Q is specified for gray level zero and that this value is reduced for increasing gray levels at a specified slope until a minimum Q value is reached. The alternative is to manually load a table which will specify a unique Q value for each gray level. The bits are defined as follows:

This bit is reserved for future use and should not be set. To ensure compatibility with future releases, we recommend using a read/modify/write operation to preserve the status of this bit.

[14:12] Q_Slope:

The Q slope field specifies the rate at which the Q value is reduced for increasing gray shades. This field is cumulatively subtracted from the initial, maximum value.

[11:0] Max_Q:

The Max Q field specifies the Q value for gray level zero. This forms the starting point for the Q function. Note: if the Min_Q value is set to be higher than the Max_Q value, the result will be a flat threshold at the Min_Q value.

0x04 Gain/Gamma Control

Bit Definition															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	1	1	1	1	0	0	0	1	1	0
RESERVED	GAMMA SKIP			MAX GAMMA			GAMMA			GAMMA_EN					

The Gain/Gamma Control register is used to specify parameters that affect the gamma control of the camera as well as the digital gain. The bits are defined as follows:

[15] Reserved:

This bit is reserved for future use and should not be set. To ensure compatibility with future release, we recommend using a read/modify/write operation to preserve the status of the bit.

[14:11] GAMMA_SKIP:

This field specifies the frequency at which gamma may be updated by the automatic control algorithm (when enabled). The default is set to 2 to account for a one frame latency between the calculation of a new value and its effect. Lower values may result in an overshoot in the response to a step change in image lighting.

[10:6] MAX_GAMMA:

These bits define the maximum gamma code that will be available to the algorithm controlling the dynamic range of the sensor. Changes to this parameter will take affect on the next full frame of video.

[5:1] GAMMA:

These bits specify the value of gamma to be used when user gamma is enabled. Increasing values of gamma represent increasing amount of signal compression – resulting in increased dynamic range. Values of 3 and below are linear and the maximum value of 31 represents the maximum dynamic range of the sensor. Changes to this field will take affect immediately – even in the middle of a frame. This may result in a frame with the top and bottom portions of the image being taken with different gamma settings.


[0] GAMMA_EN:

Writing a “1” to this bit will enable the use of the gamma value specified in the GAMMA field of this register to be used in place of the value calculated by the Autobrite® algorithm. This may result in a frame with the top and bottom portions of the image being taken with different gamma settings.

0x05 Merge Bins Control 2


Bit Definition															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1	0	0	0	0	0	0	0	1	0	0	0	0
Reserved		User_Curve-En	Draw_Enable	MIN_Q											

The Merge Bins Control register is used to enable and control the behavior of the merge bins contrast enhancement algorithm. The merge bins algorithm can be controlled by specifying a Q function that indicates how strongly gray levels should be affected by the algorithm. The Q function can be specified in one of several methods as shown in the following diagram.



Q Threshold Selection

The first two methods assume that the Q function has a specific shape defined by Max Q, Min Q and Slope parameters resulting in a Q function as shown in the following diagram:



Standard Threshold Shape

The alternative is to manually load a table which will specify a unique Q value for each gray level. The bits are defined as follows:

[15:14] Reserved:

These bits are reserved for future use and should not be set. To ensure compatibility with future releases, we recommend using a read/modify/write operation to preserve the status of these bits.

[13] User_Curve_En:

Writing a “0” to this bit will enable the use of a user loaded curve. This must be loaded via register 0x15 prior to enabling this function. [12] Draw_En writing a “1” to this bit will enable a Q function based on the parameters programmed in registers 0x3 and 0x5.

[11:0] Min_Q:

The Min Q field specifies the Q value at which the function will level off. The Q value for gray shade zero is set to the max Q value and then decremented by the Q Slope until this value is reached. Note: If the Min_Q value is set to be higher than the Max_Q value, the result will be a flat threshold at the Min_Q value.

0x06 ROI 1

Bit Definition															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
ROI_XOFF[15:8]								ROI_XON [7:0]							

The ROI 1 register is used to specify the size and location of the region of interest box in the x axis (imager columns). The bits are defined as follows:

[15:8] ROI_XOFF:

This field specifies the 8 most significant bits of the ending X coordinate. The least significant bits are fixed at “000”. Therefore, the resolution of this coordinate is limited to multiples of 8.

[7:0] ROI_XON:

This field specifies the 8 most significant bits of the starting X coordinate. The least significant bits are fixed at “000”. Therefore, the resolution of this coordinate is limited to multiples of 8.

0x07 ROI 2

Bit Definition															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	1	1	1	1	0	0	1	0	1	1	1	0
ROI_XOFF[15:8]								ROI_XON [7:0]							

The ROI 2 register is used to specify the size and location of the region of interest box in the x axis (imager rows). The bits are defined as follows:

[15:8] ROI_XOFF:

This field specifies the 8 most significant bits of the ending Y coordinate. The least significant bits are fixed at "000". Therefore, the resolution of this coordinate is limited to multiples of 4.

[7:0] ROI_XON:

This field specifies the 8 most significant bits of the starting Y coordinate. The least significant bits are fixed at "000".

Therefore, the resolution of this coordinate is limited to multiples of 4.

0x08 Video Control

Bit Definition															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	1	1	1	1	0	1	1	0	1	0	0	1
Reserved	TINT_HYST_EN	Reserved	DARK_OFFSET_EN	SHARP_STRENGTH	SHARP_EN	Reserved	FPN_OFFSET_EN	FULL_FRAME_FPN	AGC_MODE	MB_EN	MB_ROI_EN	SK_EN	Reserved	NTSC_TEST_ENABLE	NTSC_EN

The Video control register is used to enable various features that affect the output video signal.

[15] Reserved:

This bit is reserved for future use and should not be set. To ensure compatibility with future releases, we recommend using a read/modify/write operation to preserve the status of this bit. Writing a "1" to this bit will cause the automatic control of the Tint settings to have additional hysteresis. This added hysteresis will cause changes of less than two lines to be suppressed. This is useful in eliminating the appearance of flickering in very bright scenes where a change of one line of integration time represents a significant change in image brightness.

[3] Reserved:

This bit is reserved for future use and should not be set. To ensure compatibility with future releases, we recommend using a read/modify/write operation to preserve the status of the bit.

[12] DARK_OFFSET_EN:

Writing a '1' to this location will enable dark current correction. Writing a '0' will disable dark current correction.

[11] SHARP_STRENGTH:

Writing a '1' to this bit will cause the sharpening filter to be at the stronger setting. Writing a '0' to this bit will cause the sharpening filter to be at a weaker setting.

[10] SHARP_EN:

Writing a '1' to this bit will enable the 3X3 FIR, sharpening filter. This filter has two default strengths.

[9] Reserved:

This bit is reserved for future use and should not be set. To ensure compatibility with future releases, we recommend using a read/modify/write operation to preserve the status of this bit.

[8] FPN_OFFSET_EN:

Writing a '1' to this location will enable the automatic correction of column fixed pattern offset errors in the hardware. FPN coefficients are calculated by placing known voltages on the columns when imager data is not being read. Writing a '0' to this location will disable FPN offset correction. Note that on power up or after a system reset, this may require as much as two minutes to reach full performance. This is a result of filtering on the correction values to remove the effects of non-fixed pattern noise.

[7] FULL_FRAME_FPN:

Writing a '1' to this location will cause FPN data to be collected over the entire frame. This is a test feature and it will cause the video to be overwritten. Writing a '0' to this bit will enable normal operation.

[6] AGC_MODE:

Writing a '0' to this bit will disable all gain stages in the processing pipeline including merge bins. This mode is intended to be used to measure the SNR of the imager. Writing a '1' to this bit will enable normal operation of the processing pipeline.

[5] MB_EN:

Writing a '1' to this bit will enable Merge Bins contrast enhancement block in the processing pipeline. This block applies an adjustable non-linear function to ensure the video is mapped efficiently to 8 bits.

[4] MB_ROI_EN:

Writing a '1' to this bit will enable the ROI feature for the merge bins algorithm. Enabling this feature causes the algorithm to generate a non-linear transform that optimizes the portion of the image in the region of interest. The same transform is applied to the entire image, but the transform is calculated to optimize the region of interest.

[3] SK_EN:

Writing a '1' to this location will enable the starkiller, non-linear filter. This filter detects and corrects for single pixel defects in the imager.

[2] Reserved:

This bit is reserved for future use and should not be set. To ensure compatibility with future releases, we recommend using a read/modify/write operation to preserve the status of this bit.

[1] NTSC_TEST_ENABLE:

Writing a '1' to this bit will cause the camera to generate a test pattern on the NTSC output. Writing a '0' will enable normal operation.

[0] NTSC_EN:

Writing a '0' to this bit will turn off the NTSC output of the camera. Writing a '1' to this bit will enable the NTSC output.

0x09 Video control 2

Bit Definition															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PIX_RPLC	NLG_EN	NLG_Strength	Reserved												

The video control register is used to enable various features that affect the output video signal. The bits are defined as follows:

[15:14] PIX_RPLC:

This field can be used to replace the active video with either all white or all black pixels. This is a feature that can be used to test/troubleshoot the camera. The field is defined by the following table:

PIX_RPLC	Description

00	Normal Video
01	Video is all Black
10	Video is all White
11	Video is a Counting Value

[13] NLG_EN:

Writing a '1' to this field will enable a non-linear gain to be applied which will boost the signal strength of darker regions of the image without saturating the bright images.

[12] NLG_STRENGTH:

Writing a '1' to this field will enable the stronger setting of the non-linear gain function. Writing a '0' will enable the weaker setting.

[11:0] Reserved:

These bits are reserved for future use and should not be set. To ensure compatibility with future releases, we recommend using a read/modify/write operation to preserve the status of these bits.

0x0A Autobrite® Control

Bit Definition															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	1	1	1	1	0	1	0	0	1	1	1
Reserved	Reserved	SHOW_ROI_BOX	ROI_EN	ROI_Polarity	Reserved										

The Autobrite® Control register is used to specify parameters that influence the automatic selection of a gamma code (dynamic range control). The bits are defined as follows:

[15] Reserved:

This bit is reserved for future use and should not be set. To ensure compatibility with future release, we recommend using a read/modify/write operation to preserve the status of this bit.

[14] Reserved:

This bit is reserved for future use and should not be set. To ensure compatibility with future release, we recommend using a read/modify/write operation to preserve the status of this bit.

[13] SHOW_ROI_BOX:

Writing a '1' to this location will enable the generation of a line around the region of interest that has been defined using registers 6 and 7. This is useful for checking to ensure the region of interest has been set correctly. Writing a '0' to this location will disable this feature.

[12] ROI_EN:

Writing a '1' to this location will enable the ROI feature. Writing a '0' to this location will disable the feature and cause the entire frame to be used for automated control of the Tint and Gamma.

[11] ROI_POLARITY:

Writing a '1' to this location will cause the area inside the region of interest to be used to calculate Gamma, Tint and linear remap settings. Writing a '0' to this location will cause the area outside the region of interest to be used.

[10:0] Reserved:

These bits are reserved for future use and should not be set. To ensure compatibility with future releases, we recommend using a read/modify/write operation to preserve the status of these bits.

0x0B Reserved

Bit Definition															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	0	0	0	0	0	1	1	1	1	1	1	0
Reserved															

The FOD control register is used to specify the frame on demand mode desired for the application. Please refer to ECK100 Detailed Product Specification for detailed information on the operation of Frame on Demand and Strobe control features.

[15:11] Reserved:

These bits are reserved for future use and should not be set. To ensure compatibility with future release, we recommend using a read/modify/write operation to preserve the status of these bits.

0x0C FOD Dark current (Read Only)

Bit Definition															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	0	0	0	0	0	1	1	1	1	1	1	0
Reserved				DARK_CURRENT											

The Dark Current register can be used to read back the average dark current correction value. This value is related to temperature. The bits are defined as follows:

[15:12] Reserved:

These bits are reserved for future use and should not be set. To ensure compatibility with future release, we recommend using a read/modify/write operation to preserve the status of these bits.

[11:0] DARK_CURRENT

This field reads back the dark current correction factor which can be used to determine the current temperature of the sensor.

0x0C Merge Bins Table Load (Write Only)

Bit Definition															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved				Q											

The Table load register is used to load an arbitrary Q function. The merge bins algorithm can be controlled by specifying a Q function that indicates how strongly gray levels should be affected by the algorithm. The Q function can be specified in one of two methods. The first method assumes that a maximum Q is specified for gray level zero and that this value is reduced for increasing gray levels at a specified slope until a minimum Q value is reached. The alternative is to manually load a table which will specify a unique Q value for each gray level. The bits are defined as follows:

[15:12] Reserved:

Reserved for future use

[11:0]Q:

The first time this field is written after a power on or reset (including a soft reset initiated by writing to register 0xF) the Q value will be stored in the table at the location for gray code 0. The second write will store the Q value into location 1 and subsequent writes will continue to increment the storage location. The algorithm uses 512 locations.

0x0D Video Status (Read Only)

Bit Definition															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved			CUR_GAMMA				IMAG_AV								

The Video Status register is a read only register that provides the status of the current image to the user. The bits are defined as follows:

[15:13] Reserved:

These bits are reserved for future use and should not be set. To ensure compatibility with future releases, we recommend using a read/modify/write operation to preserve the status of these bits.

[12:8] CUR_GAMMA:

This bit field represents the current gamma code most recently calculated by the Autobrite® algorithm. This value is updated as soon as the new value is calculated and there is a two frame latency before they take effect.

[7:0] IMAG_AV:

This bit field represents the current image average most recently calculated by the Autobrite® algorithm.

0x0F Firmware Version/Soft Reset

Bit Definition															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Definition When Read															
PCB_Ver				HW_Ver				RTL_Maj_Ver				RTL_Min_Ver			
Definition When Written															
Reserved															

When read, the Firmware Version/Soft Reset register is used to determine the revision status of the camera. When written, the register is used to reset the camera. The following defines the fields of this register.

READ

[15:12] PCB_Ver:

This field reads back the revision level of the PCB. It is incremented each time the artwork is changed on the PCB in the camera.

[11:8] HW_Ver:

This field reads back the hardware version of the camera. It starts at zero with each PCB version and is incremented as changes are made to the hardware that do not affect the PCB artwork.

[7:4] RTL_Maj_Ver:

This field reads back the major revision code for the firmware in the FPGA. This field is independent of the PCB and HW versions and is incremented each time a major change to the functionality of the FPGA is implemented.

[3:0] RTL_Min_Ver:

This field is reset each time the RTL_Maj_Ver field changes and is incremented each time the firmware is changed.

Write
[15:1] Reserved:

These bits are reserved for future use and should not be set. Write '0's to this field.

[0] RST:

Writing a '1' to this bit will return all registers to the power on state.

Specification	Value	Comment
Normal Operating Temperature	-40°C to +85°C	See general specifications for sensitivity de-rating over temperature. Video performance guaranteed from -40°C to +85°C.
Degraded Operating Temperature	-40°C to +105°C	
Storage Temperature	-40°C to +125°C	
Humidity	100% relative humidity	
Salt Mist Atmosphere	Passenger compartment compliant	
Dust	Passenger compartment compliant	100 mg/m ³


5.1 Performance Specifications

The ACM100 module is intended to support a variety of applications, many with differing optical field of view requirements. To facilitate the differences, the ACM100 module is available with a selection of lenses. The following table summarizes the general performance of the camera at 25°C. Data are for imager (IM103) performance. Performance specifications will vary based on lens selection. Specifications of available lenses are described in later sections.

Parameter	Value	Notes
Resolution	640H X 480V	Additional columns/rows for image processing
FPN	<0.1% of full signal rms	Excluding temporal noise sources
Response nonuniformity	<0.1% rms	Standard deviation from the mean photo response from 10 to 90% of full signal
Minimum illumination	1mW/m ²	850nm faceplate power SNR>10 required @ 30fps and 85°C (Signal over temporal noise)
Responsivity	>10V/lux-sec	
Noise Equivalent Irradiation	1.5nW/cm ² @ 525nm 3nW/cm ² @ 850nm 6nW/cm ² @ 940nm	irradiance required to achieve an SNR of 1
Pixel pitch	8 microns square	
Defective Pixels	<80 0 clusters	Configurable defect correction available
Online temperature estimate	Mean dark signal register	
Dynamic Range	120 dB captured	

5.2 Electro-Optical Performance

5.2.1 Responsivity vs Wavelength @ 25°C



5.2.2 54° Horizontal FOV Lens Specifications

The following specifications apply to the 54° HFOV lens,

Specifications	Value
HFOV	54°
F/#	≤2.0
efl	5.5mm
Lens element	All glass, AR Coated

6 Disclaimer

Devices sold by Melexis are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. Melexis makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Melexis reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with Melexis for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by Melexis for each application.

The information furnished by Melexis is believed to be correct and accurate. However, Melexis shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interrupt of business or indirect, special incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of Melexis' rendering of technical or other services.

© 2009 Melexis NV. All rights reserved.

PRELIMINARY

For the latest version of this document, go to our website at
www.melexis.com

Or for additional information contact Melexis Direct:

Europe, Africa, Asia:
Phone: +32 1367 0495
E-mail: sales_europe@melexis.com

America:
Phone: +1 603 223 2362
E-mail: sales_usa@melexis.com

ISO/TS 16949 and ISO14001 Certified